English
Andes to discuss news RISC-V offerings at the TSMC Open Innovation Platform Ecosystem Forum
Hsinchu, Taiwan, Sept. 26, 2018 --
WHO: Andes Technology Corporation, the leading Asia-based supplier of small, low-power, high performance 32/64-bit embedded CPU cores, today announced that it will participate in the TSMC Open Innovation Platform® (OIP) Ecosystem Forum and exhibition.
WHAT: Emerson Hsiao, Senior VP Andes Technology USA Corp. will present "Evaluating the RISC-V Core in TSMC Process Technology – Low Power Perspective" during the breakout sessions of the TSMC OIP Forum. Andes management and technical staff will be on hand throughout the day in the TSMC OIP Exhibition area to explain Andes’ new RISC-V offerings and to answer any questions from attendees.
WHEN: Emerson Hsiao, Senior VP Andes Technology USA Corp. will present on Wednesday, October 3rd at 4:00 PM in the EDA/IP/Services Track of TSMC Open Innovation Platform (OIP) Ecosystem Forum.
WHERE: Visit Andes Technology Corp. in booth 519 of the TSMC OIP Ecosystem Exhibition at the Santa Clara Convention Center, 5001 Great America Parkway, Santa Clara, CA 95054. To schedule a meeting e-mail america@andestech.com.
About Andes
Andes Technology Corporation was founded in Hsinchu Science Park, Taiwan in 2005 to develop innovative high-performance/low-power 32/64-bit processor cores and associated development environment to serve worldwide rapidly growing embedded system applications. The company delivers the best super low power CPU cores with integrated development environment and associated software and hardware solutions for efficient SoC design.
To meet demanding requirements of today's electronic devices, Andes Technology delivers configurable software/hardware IP and scalable platforms to respond to customers' needs for quality products and faster time-to-market. Andes Technology's comprehensive CPU includes entry-level, mid-range, high-end, extensible and security families to address the full range of embedded electronics products, especially for connected, smart and green applications.
For more information about Andes Technology, please visit http://www.andestech.com/
|
||||||
Andes Technology Corp. Hot IP
Related News
- Andes Technology Features 32-bit A25MP and 64-bit AX25MP RISC-V Multicore Processors With Andes Custom Extension at TSMC 2019 Open Innovation Platform Ecosystem Forum
- Analog Bits to Demonstrate Pinless PLL and Sensor IP in TSMC N4 and N5 Processes at TSMC 2022 North America Open Innovation Platform® Ecosystem Forum
- Analog Bits to Present Papers, Demo of N5 Working Silicon, and Roadmap on IPs for TSMC N4 and N3 Processes
- Moortec to Showcase its Advances in Embedded PVT Monitoring IP for 40nm-5nm at 2019 TSMC Open Innovation Platform Ecosystem Forum in Santa Clara
- Rambus to Showcase Its High-Speed SerDes Portfolio at the TSMC 2016 Open Innovation Platform® Ecosystem Forum
Breaking News
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- RIKEN adopts Siemens' emulation and High-Level Synthesis platforms for next-generation AI device research
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
Most Popular
- Eighteen New Semiconductor Fabs to Start Construction in 2025, SEMI Reports
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Imagination pulls out of RISC-V CPUs
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?
|
E-mail This Article | 
|
|
Printer-Friendly Page |