Arasan to demonstrate its MIPI DSI, CSI, C-PHY and D-PHY IP Cores at the 2018 MIPI Member Meeting Asia
Arasan Chip Systems a leading provider of mobile storage IP will demonstrate its seamlessly integrated MIPI CSI, DSI, C-PHY and D-PHY IP Cores at MIPI Seoul.
Oct 11, 2018 -- San Jose, CA -- Arasan today announced that they will demonstrate their Total IP Solution for MIPI Imaging and Display at the MIPI Member Meeting Asia to be held in Seoul between the dates of Oct 15-19, 2018. The demonstration will be part of Test Evolution’s MIPI C-PHY and D-PHY Compliance Tester which features Arasan’s C/D-PHY Combo fabricated at TSMC along with it’s CSI and DSI IP Cores. The demonstration will be viewable at the Arasan booth in the exhibits area.
Related |
MIPI CSI-2 controller Receiver v 2.1, Compatible with MIPI C-PHY v1.2 & DPHY v2.1. MIPI CSI DSI C-PHY IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm) MIPI D-PHY TSMC 40LP |
Arasan is one of the sponsors of the MIPI Event in Seoul.
Arasan has been a contributor member of the MIPI Association since 2005 . We also announced the Industry’s first IP for the MIPI Standards including the DSI, CSI and D-PHY IP cores. Arasan today offers the broadest MIPI IP Portfolio with over a billion Arasan MIPI IP based chips in production.
Availability
The Arasan MIPI C-PHY and D-PHY IP Core are available immediately for 12nm, 16nm, 28nm and 40nm SoC Designs seamlessly integrated with its DSI v1.2 and CSI 1.2 IP Cores.
About Arasan
Arasan Chip Systems is a leading provider of Total IP Solutions for mobile, automobile and Drone SoC’s. Arasan’s high-quality, silicon-proven, Total IP Solutions include digital IP cores, analog PHY interfaces, verification IP, HDK, software and optional customization services for mobile connectivity and storage standards. Arasan’s Total IP products serve system architects and chip design teams in applications that require silicon-proven, validated IP, delivered with the ability to integrate and verify both digital, analog and software components in the shortest possible time with the lowest risk.
|
Arasan Chip Systems Hot IP
Related News
- MIPI C-PHY / D-PHY Combo IP (4.5Gbps) and CSI Tx Controller IP Cores, to meet the highest standards of performance and reliability for a wide range of applications
- Arasan announces its next generation of C-PHY/ D-PHY Combo IP Core compliant with the latest MIPI Specifications
- Arasan announces the immediate availability of its MIPI C-PHY / D-PHY Combo IP for SoC Designs on TSMC 22nm Process
- Arasan announces the immediate availability of its MIPI CSI-2 v2.1 IP supporting C-PHY v1.2 and D-PHY v2.1
- Arasan announces the immediate availability of its MIPI D-PHY / C-PHY Combo IP for TSMC 22nm SoC Designs
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |