Synopsys Awarded DARPA Electronics Resurgence Initiative Contract for Advanced Emulation Technology
Expertise and Market-Leading Position in Emulation Being Brought to Bear, in Partnership with Lockheed Martin and Analog Devices
MOUNTAIN VIEW, Calif., Oct. 17, 2018 -- Synopsys, Inc. (Nasdaq: SNPS) today announced that it was selected by the Defense Advanced Research Projects Agency (DARPA) for the Posh Open Source Hardware (POSH) program to create new innovation in analog mixed signal verification as part of its Electronics Resurgence Initiative (ERI), in partnership with Lockheed Martin and Analog Devices, using Synopsys market-leading ZeBu® emulation technology. ERI is a multi-year program designed to nurture research in advanced new materials, circuit design tools, and system architectures. In support of the POSH program, Synopsys will seek to develop critical signoff-quality emulation technology for mixed signal system-on-chips (SoCs) to enable faster time-to-market and improved quality of mixed-signal SoC designs for aerospace and defense applications.
"The agency has helped grow and integrate communities across the electronics ecosystem for decades and will continue that mission with ERI," according to a press release issued by DARPA on June 26, 2018. "ERI will address targeted applications for specialized, next-generation hardware—specifically artificial intelligence (AI), hardware security, hardware emulation, and photonics."
To meet the program's goals, Synopsys' ZeBu Server emulation technology will serve as a foundation to host a converged solution for verifying digital and analog IP and SoCs achieving up to 100X performance increase compared to simulation. With its high performance, capacity, scalability, and support for standard-based connectivity protocols, ZeBu Server enables full system verification of ultra-complex mixed-signal SoCs.
"We are collaborating with leading semiconductor manufacturers and defense contractors to innovate a novel implementation of analog and mixed-signal acceleration in an emulation environment," said Chris Tice, vice president, Verification Continuum™ solutions in Synopsys' Verification Group. "We look forward to supporting ERI and expanding the emulation use cases while enabling faster time-to-market for mixed-signal SoCs."
About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.
|
Synopsys, Inc. Hot Verification IP
Related News
- Synopsys Awarded DARPA ERI Contract Extension for Analog/Mixed-Signal Emulation Technology Innovation
- Synopsys Introduces the Industry's First Emulation System with Unmatched Capacity to Enable Electronics Digital Twins of Advanced SoCs
- Synopsys Awarded DARPA Contract for Automatic Implementation of Secure Silicon Program
- AccelerComm joins DARPA Toolbox initiative for advanced communications research projects
- Spreadtrum Standardizes on Synopsys ZeBu Server Emulation System for Advanced Mobile SoCs
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |