IP vendors join for one licence to 'make cores like components'
IP vendors join for one licence to 'make cores like components'
By Nick Flaherty, EE Times UK
October 1, 2001 (6:27 a.m. EST)
URL: http://www.eetimes.com/story/OEG20010907S0051
The world of intellectual property (IP) blocks is set to become more like the standard component business, following the launch of a consortium that aims to provide one licensing agreement that covers a range of IP suppliers. The Common Licence Consortium has been set up by programmable logic developer Xilinx with most of its AllianceCore members. It is a potential competitor for the Virtual Component Exchange and its standard IP contract model, although Xilinx has initially limited membership to its existing technology partners. The consortium is offering the SignOnce licence. It allows customers to use IP netlists from any of the members on a site basis or a project basis under one set of terms and conditions, rather than requiring users to negotiate terms with every IP provider. Dave Nicklin, segment solutions marketing manager for Xilinx, said: "We are seeing more designs where you have multiple cores and you have to go to different providers. This initiative is to make using cores almost like using components." Although the concept is currently restricted to Xilinx partners, Nicklin said SignOnce could gain wider usage and recognition. "It could be a model for other people to follow even if they do want to be associated with this particular consortium," he said. Altera, Xilinx's main rival, was not available for comment. The consortium's 22 founding members include Mentor Graphics' Inventra IP division and configurable processor designer ARC Cores. Emmanuel Benzaquen, ARC's strategic alliance manager, said: "We see this as a significant development since ARC's mission is to help system-on-chip (SoC) designers accelerate their development and get their products to market quickly. "With our involvement in the Common Licence Consortium, we can help our customers take several more months off their development cycle." ARC is involved because it uses a Xilinx Virtex-E FPGA in its ARC angel 3 hardware prototyping development system. "A customer can now create a complete complex SoC including several cores with just one set of tools and also one single licence," said Benzaquen.
Related News
- Additional Library Vendors Join Synopsys' Tap-In Program to Streamline Design Process
- Arm, ASE, BMW Group, Bosch, Cadence, Siemens, SiliconAuto, Synopsys, Tenstorrent and Valeo commit to join imec's Automotive Chiplet Program
- Tenstorrent Licenses Baya Systems' Fabric into next-generation AI and Compute Chiplet Solutions
- MIPS Leverages Siemens' Veloce proFPGA platform to Implement and Make Available Capabilities of its New High-Performance eVocore P8700 RISC-V Multiprocessor
- Sharp, Motorola Mobility, and Kyocera Join Access Advance's HEVC Advance Patent Pool as Licensees
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |