Synopsys Custom Design Platform Delivers Breakthrough Analog Simulation and Fusion Technologies
3X Faster Analog Simulation and New Fusion Technologies Accelerate AMS Design
MOUNTAIN VIEW, Calif., Oct. 23, 2018 -- Synopsys, Inc. (Nasdaq: SNPS) today announced that its Custom Design Platform has been enhanced with innovative new FineSim® SPICE circuit simulation and Custom Compiler™ custom layout technologies to address the growing needs of accelerating robust analog/mixed-signal (AMS) designs at advanced process nodes and high-reliability applications. The new analog simulation technologies in the latest FineSim SPICE release provide 3X faster performance for large post-layout circuits and adds new RF-class analysis capabilities. The 2018.09 release of Custom Compiler provides new Extraction Fusion technology with StarRC™ parasitic extraction and DRC Fusion technology with IC Validator signoff physical verification that enable tighter design/layout collaboration and fewer late-stage design iterations. Combined with enhancements in Custom Compiler's visually-assisted automation technology, the Synopsys Custom Design Platform delivers new levels of design and layout productivity to accelerate AMS design. (See related Custom Compiler and FineSim SPICE news releases.)
"We deployed the Synopsys Custom Platform to design our high-performance mixed-signal SoC because we wanted a flexible, productive solution for advanced-node custom design," said Ken Evans, Managing Technologist at Seagate. "The Synopsys platform was easy for our designers to learn, and we saw significant productivity gains throughout the design process, especially for mixed-signal simulation, layout, and physical verification."
Seagate and other industry leaders highlighted their experiences in achieving significant productivity gains by adopting the Synopsys Custom Design Platform at the 2018 Design Automation Conference (DAC). Videos of these presentations are available on the Synopsys web site.
The Synopsys Custom Design Platform is a unified suite of design and verification tools that accelerates the development of robust custom and AMS designs. Anchored by the Custom Compiler custom design environment, the platform features industry-leading circuit simulation performance, a fast, easy-to-use custom layout editor complemented with best-in-class technologies for parasitic extraction, reliability analysis, and physical verification.
Key features of the Custom Design Platform include reliability-aware verification, visually-assisted layout, and Extraction Fusion and DRC Fusion technologies. Reliability-aware verification ensures robust AMS design with signoff-accurate transistor-level EM/IR analysis, large-scale Monte Carlo simulation, aging analysis, and other verification checks. Visually-assisted automation is a pioneering approach to reducing layout effort, especially for advanced-node designs, that is proven to deliver 2-10X higher productivity. Extraction Fusion and DRC Fusion technologies shorten time to design closure and reduce late iterations.
The Synopsys Custom Design Platform is based on the OpenAccess database, includes open APIs for third-party tool integration, and supports programming in TCL and Python. Platform tools include HSPICE® and FineSim® SPICE circuit simulators, CustomSim™ FastSPICE, Custom Compiler layout and schematic editor, StarRC parasitic extraction, and IC Validator physical verification. For more information, visit www.customcompiler.info.
"Custom and AMS design teams demand faster circuit simulation and better layout productivity, driven by the growing complexities of designing and laying-out analog circuits in advanced process nodes," said Michael Jackson, corporate vice president of marketing for the Design Group at Synopsys. "The new breakthrough simulation performance in the latest release of FineSim SPICE, combined with Custom Compiler's fusion with industry-golden StarRC signoff analysis and IC Validator, provide a highly productive custom design platform to accelerate robust AMS design."
About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.
|
Synopsys, Inc. Hot IP
Synopsys, Inc. Hot Verification IP
Related News
- Synopsys Delivers Enhanced Memory Design Productivity to Nanya Technology
- Synopsys Delivers Unified Solution for Digital and Custom SoC Designs
- Siemens delivers AI- accelerated verification for analog, mixed-signal, RF, memory, library IP and 3D IC designs in Solido Simulation Suite
- TSMC and Synopsys Bring Breakthrough NVIDIA Computational Lithography Platform to Production
- Arm Leverages Synopsys Fusion Compiler to Enable Best PPA for Latest Neoverse Platforms
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |