DINI Group announces immediate availability of the DNVUPF4A - Prototyping for 5G
November 12, 2018 -- DINI Group announces the immediate availability of the DNVUPF4A, an ASIC prototyping system hosting 4 of the Xilinx Virtex UltraScale+ VU13P, the industry’s largest FPGA for DSP applications. A DNVUPF4A has a capacity of 80 million ASIC gates along with 48,912 DSP blocks. Seamless stacking of 6 or more boards is native to the architecture, enabling high-speed prototyping of ASICs and SOCs needing 1 billion or more gates. Combined with high speed ADCs and DACs via FMC, the DNVUPF4A is ideal for 5G prototyping. The DNVUPF4A joins a long list of high capacity, high performance FPGA products from the industry’s established leader in large FPGA platforms.
The DNVUPF4A hosts four of the high I/O-count VU13P in the 2104-pin BGA package. This 16nm, 2.5D FPGA contains the largest number of DSP slices in a single FPGA. Each VU13P contains 3.456 million flip-flops, helping to ease the always difficult task of logic partitioning. The fixed, high performance interconnect between the four FPGAs on a board can be augmented with off-the-shelf cables, allowing customization of the FPGA to FPGA interconnect. The Virtex UltraScale+ FPGA contains high-speed transceivers capable of 25GbE without need for an external PHY. These transceivers enable prototyping of GEN4 PCIe, SATA III, 10/40/100 GbE, and USB3.0. An onboard processor boots to LINUX and has remote hosting capability, so teams from all over the globe can access the hardware without being physically present.
DDR4 memory, and other peripherals such as ADC/DAC and flash can be added from DINI Group’s large list of off-the-shelf add-on cards. The DNVUPF4A is shipping today with short lead times.
"We made this new DNVUPF4A Virtex UltraScale+ board for 5G prototyping. We used the biggest possible package." says Mike Dini, president. "It is perfectly suited for the development and testing of 5G algorithms. This product frees our customers from spending precious resources designing and debugging their own FPGA-based hardware."
DINI Group is an established leader in large, FPGA-based boards, critical IP, and systems. DINI Group FPGA boards are used in large quantities for ASIC and SOC prototyping, low-latency trading, and high-performance computing. From their corporate campus in La Jolla, California, DINI Group employees have supplied over fifteen billion ASIC gates.
|
Related News
- Corigine Delivers a Next-Generation Prototyping System for ASIC and Pre-Silicon Software Development
- Xilinx Announces the World's Largest FPGA Featuring 9 Million System Logic Cells
- Xilinx Announces General Availability of Virtex UltraScale+ FPGAs in Amazon EC2 F1 Instances
- DINI Group Now Shipping Biggest, Fastest, ASIC Prototyping Platform
- Corigine Brings Prototyping And Emulation Acceleration To The Desktop With MimicTurbo GT Card
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |