Barcelona Design Names Khanh Le Executive Vice President of Engineering
Update: Barcelona has been bought by Synopsys
Newark, Calif., December 16, 2002 - Barcelona Design Inc., the leading provider of synthesizable full-custom analog intellectual property (IP), today announced the appointment of Khanh Le as executive vice president of engineering. Mr. Le brings more than 18 years of semiconductor industry experience to the team and will be responsible for leading engineering, product development and operations.
"We are now at an exciting stage in our product development and delivery where we need the best and brightest semiconductor executives who can bring extensive experience to support our growth plan," said Thomas Heydler, Barcelona's president and CEO. "Khanh brings a proven track record of product development success to Barcelona. His appointment will allow us to extend our existing product line as well as accelerate the introduction of new products. We are thrilled to have him aboard."
Khanh Le joined Barcelona from LSI Logic, where he was vice president of high-speed interface engineering. At LSI, Mr. Le drove product development and strategy for the 1.0-4.25 Gbps Gigablaze® technology, memory and other high-speed interfaces, highly successful products enabling more than $400 million in annual ASIC revenue. Prior to that, Mr. Le served at Sun Microsystems where he was a chief designer for the UltraSparc III microprocessor, in charge of processor circuit and physical design. Mr. Le graduated summa cum laude with a BSEE degree from The Catholic University of America. He also holds an MSEE from Stanford University and an Executive MBA from Pepperdine University.
About Barcelona Design, Inc.
Barcelona Design is the leading supplier of synthesizable full-custom analog IP, offering unique semiconductor intellectual property complemented by powerful design technology. Barcelona was founded in 1999 by CTO, Dr. Mar Hershenson, and Stanford University professor Dr. Stephen Boyd as a result of their research on the application of convex optimization mathematics to analog circuit design. The firm's analog circuit solution enables electronics companies to implement complex intellectual property (IP) instances radically faster than ever before. The company has proven its technology with working silicon, and has demonstrated market acceptance of its innovative approach by winning key customers, including Mitsubishi and ST Microelectronics. Barcelona has secured financing from leading venture capitalists including, Crosslink Capital, Sequoia Capital and Foundation Capital. The firm is headquartered in Newark, CA. For more information please visit www.barcelonadesign.com.
|
Related News
- MIPS Technologies Names Ravikrishna Cherukuri Vice President of Engineering
- Innovative Silicon Names Michael Van Buskirk Senior Vice President of Engineering and Operations
- Virage Logic Names Sherif Sweha as Vice President of Engineering
- The TPL Group Names F. Eric Saunders Chief Counsel for Intellectual Property (IP) and Dennis Miller Vice President of IP Development Engineering
- eASIC Names Kaushik Banerjee Vice President of Engineering
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |