Why RISC-V Lags in China
China does appear to have many "buyers" interested in RISC-V cores. But as I hunt for "developers" trying to leverage the RISC-V instruction set, I'm coming up short in Shanghai.
By Junko Yoshida, EETimes (November 15, 2018)
SHANGHAI — Asked to name one country where “free,” “open-source” RISC-V should find its natural home, I was pretty sure it ought to be China.
Consider China’s history. Although the government has invested in various CPUs in the past, China never invented a home-grown CPU. Logic dictates, hence, that the Chinese engineering community would jump on RISC-V. Right?
Not so fast. China does appear to have many “buyers” interested in RISC-V cores, as Rick Merritt reported in Silicon Valley. But as I hunt for “developers” trying to leverage the RISC-V instruction set, I’m coming up short in Shanghai.
In theory, RISC-V should provide Chinese engineers with a much-needed level playing field. The reality is that China and RISC-V don’t seem to be compatible — at least for now.
Here are five reasons why:
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset