There's More to The RISC-V China Story
By Junko Yoshida, EEtimes
November 22, 2018
A professor in Beijing corrected us that the China Open Instruction Ecosystem (RISC-V) Alliance, known as CRVA, is no splinter group. We stand corrected. But the fact remains that RISC-V activities in China are fragmented.
Being a reporter is like being the guy who’s trying to bail out the ocean. I know that there is always more to the story than the copy I just filed. My recent blog about RISC-V activities in China is typical.
As soon as my piece, entitled “Why RISC-V Lags in China,” posted on EE Times’ website, I got blowback from Yungang Bao, a professor at the Institute of Computing Technology, Chinese Academy of Sciences in Beijing.
He requested that I set the record straight on three points.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Arm China's ex-CEO sets up RISC-V company
- Jmem Tek and Andes Technology Partner on the World' s First Quantum-Secure RISC-V Chip
- HighTec C/C++ Compiler Suite Supports Andes' ISO 26262 Certified RISC-V IP for Automotive Safety and Security Applications
- MIPS Releases P8700, Industry's First High-Performance AI-Enabled RISC-V Automotive CPU for ADAS and Autonomous Vehicles
- DeepComputing and Andes Technology Partner to Develop the World's First RISC-V AI PC with 7nm QiLai SoC, Featuring Ubuntu Desktop
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset