Brite Semiconductor, Naneng Microelectronics, and PLDA Collaborate to Release Complete PCIe 2.0/3.0 Solution
Shanghai, China — Dec 11, 2018 -- Brite Semiconductor (“Brite”), a world-leading ASIC design service and DDR controller/PHY IP provider headquartered in Shanghai, China, today announced their collaboration with Naneng Microelectronics and PLDA to deliver a complete PCIe 2.0/3.0 solution based on SMIC’s 40nm and 55nm process technology.
Guosheng Wu, CEO of Naneng Microelectronics, said, “Collaboration between Naneng and Brite can effectively reduce the risks and costs of SoC design by providing a low power consumption and small-area PCIe-2.0/3.0 solution based on SMIC’s 40nm and 55nm process, that meets the latest PIPE specifications and supports 2.5G and 5G data rate. We are looking forward to working with Brite to provide customers with a global solution that offers high performance and low cost, while complying with the relevant standards.”
"PLDA's PCIe Controller can be configured for PCIe PHY to comply with any standards, which offers customers a great deal of flexibility in the choice of PHY," says Arnaud Schleich, CEO of PLDA. “This evolving partnership with Brite provides high performance and low power consumption PCIe technology while reducing the risks of SoC integration - a must have for customers who need a complete solution for high-speed data transmission."
Dr. John Zhuang, CEO of Brite, said, “Brite’s collaboration with Naneng and PLDA to provide a PCIe solution based on SMIC’s 40nm and 55nm processes will enhance the SoC design capability for high-speed data transmission, reduce risks, and shorten time to market on communication, cloud computing, and automotive SoC chip design.”
About Brite Semiconductor
Brite Semiconductor is a world-leading ASIC design solution provider and DDR controller/PHY provider, targeting ULSI ASIC/SoC chip design on SMIC advanced 55nm/40nm/28nm process technology and turn-key solutions. Brite Semiconductor provides flexible one-stop services from RTL/Netlist to chip delivery, seamless, cost effective, and low-risk solutions to customers.
Brite Semiconductor was founded in 2008 by venture capital firms from China and abroad, and collaborated with Semiconductor Manufacturing International Corporation (SMIC) as strategic partners in 2010. With headquarters in Shanghai, Brite has two subsidiaries, Beijing Brite IP and Hefei Brite Technology, and also has offices in the US, Europe, Japan and Taiwan.
For more information, please visit www.britesemi.com
About Naneng Microelectronics
Naneng is located at TianFu Software Park, Chengdu, P.R.C. Naneng Microelectronics is a leading-edge semiconductor IP design and IP service provider in China and the overseas market. With proprietary circuit design technology and progressive development, Naneng has achieved intellectual property on the physical layer IP for applications like PCIe, USB3.1/USB3.0/USB2.0, JESD204B, and V-By-One, as well as the next generation of high-speed serial interface IPs.
Naneng’s efficient IP design team has an average 10 years of industrial working experience and more than 30 successful mass production cases in their career path. From 0.18um to 28nm technology node, Naneng has provided more than 10 types of different interface/auxiliary IPs for various customers in well-known enterprise, both domestic and overseas.
For more information, please visit www.nanengmicro.com
About PLDA
PLDA is a developer and licensor of Semiconductor Intellectual Property (SIP), specializing in high-speed interconnect supporting multi-gigabit rates (2.5G, 5G, 8G, 16G, 25G, 32G, 56G, 112G), and protocols such as PCI Express, CCIX, and Gen-Z. PLDA has established itself as a leader in this field with over 3,200 customers and 7,000 licenses in 62 countries. PLDA is a global technology company with offices in Silicon Valley, France, Bulgaria, Mainland China and Taiwan.
For more information, please visit www.plda.com
|
Brite Semiconductor Hot IP
Related News
- Brite Semiconductor, Naneng Microelectronics and Corigine Collaborate to Release Complete USB 3.0 IP Solution
- Introducing USB 3.0, PCIe 2.0 and SATA 3.0 Combo PHY IP Cores to empower Next Gen Connectivity Chipsets
- USB 3.0/ PCIe 2.0/ SATA 3.0 Combo PHY IP cores with Superfast speed and High-power efficiency for lag-less data processing is Silicon Proven and available in 8nm LPP for licensing
- USB 4.0, USB 3.2, USB 3.1, USB 3.0, USB 2.0, Device, Hub, Host & Dual Mode proven Interface IP Controllers are available immediately to License
- PLDA Announces Integration of their PCIe 3.0 Controller IP into Kazan Networks' NVMe Over Fabric Fuji ASIC, Providing a Dramatic Increase in Scalability and Flexibility for Storage Applications
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |