Minima Processor and NXP Join Forces to Deliver Ultra-Low-Power DSP Solutions
Minima Dynamic Margining IP, NXP CoolFluxTM DSP technology to be combined for licensed use
OULU, FINLAND –– December 12, 2018 –– Minima Processor Oy today announced to partner with NXP Semiconductors N.V. (NASDAQ: NXPI) to deliver ultra-low-power digital signal processing (DSP) intellectual property (IP) solutions for a wide range of applications.
This collaboration enables Minima to offer NXP CoolFlux DSP users a path to achieve a near-threshold, lower-energy implementation enabled by its Dynamic Margining IP. The partnership also enables NXP to enhance its product portfolio by directly applying Minima Dynamic Margining to its CoolFlux DSP use. Users will be able to license the near-threshold solution versions of CoolFlux DSP IP cores directly through Minima as a result of this collaboration
“Ultra-low power consumption is an essential requirement for battery-operated devices,” says Johan Van Ginderdeuren, NXP’s director of IP blocks licensing. “Our CoolFlux DSP line of licensable IP cores is designed across the board for low-power applications and we expect further increases in energy efficiency using Minima Dynamic Margining IP to support a range of new applications.”
Linking Minima Dynamic Margining IP’s flexibility with CoolFlux DSP devices will offer added energy efficiency to low-power applications. The Minima Dynamic Margining IP combines near-threshold supply voltage operation with ultra-wide dynamic voltage and frequency scaling for a low-energy/operation mode enabled by near-threshold operation and optimal response to real-world dynamic load changes. ”We are pleased to work with NXP to optimize CoolFlux DSP with our patented Minima Processor technology for an extremely low-power DSP core targeting audio and other signal processing in IoT,” remarks Toni Soini, Minima’s chief executive officer.
The Minima Processor Approach
Intended for a range of markets, including microcontroller, internet of things (IoT), in-body medical and connectivity, Minima Processor’s ultra-low-power technology for near-threshold voltage design uses Dynamic Margining to minimize energy consumption while maintaining yield in SoCs. Combining hardware and software enables circuits to function at their lowest possible power for any given task, data or ambient condition.
About Minima Processor
Minima Processor of Oulu, Finland, provides near-threshold voltage design solutions that employ Dynamic Margining and ultra-wide dynamic voltage and frequency scaling (DVFS) to minimize energy consumption in SoC designs while maintaining yield. The Minima Dynamic Margining approach is an IP-based methodology for nearthreshold voltage design that combines hardware and software to enable circuits to function at their lowest possible power for any given task, data or ambient condition. Founded in 2016 by seasoned technical and R&D professionals with expertise in energy-efficiency technology, it is privately held and funded by Aalto University, CFT Nordic Investment Center, Lifeline Ventures, VTT Ventures, and angel investors. Minima is a founding member of the RISC-V Foundation.
|
Minima Processor Hot IP
Related News
- NXP and Dover Microsystems Join Forces to Deliver Unprecedented Network Security, Safety, and Privacy for Processors
- CEVA Powers DSP Group's Next-Generation Ultra-Low-Power Always-On Voice Processor
- New Freescale 28-nm QorIQ AMP Series Processors Deliver High-End Features and Ultra-Low-Power Operation
- zeroRISC, Nuvoton and Winbond Join Forces to Deliver the First Commercial Product Based on the OpenTitan® Open-Source Secure Silicon Platform
- Leading Semiconductor Industry Players Join Forces to Accelerate RISC-V
Breaking News
- Intel CEO's Departure Leaves Top U.S. Chipmaker Adrift
- Post-Quantum Cryptography: Moving Forward
- Arteris Deployed by Menta for Edge AI Chiplet Platform
- Allegro DVT Launches TV 3.0 Test Suite for Brazil's Next Generation Digital Terrestrial Television System
- Marvell Unveils Industry's First 3nm 1.6 Tbps PAM4 Interconnect Platform to Scale Accelerated Infrastructure
Most Popular
- Intel Announces Retirement of CEO Pat Gelsinger
- Tenstorrent closes $693M+ of Series D funding led by Samsung Securities and AFW Partners
- HighTec C/C++ Compiler Suite Supports Andes' ISO 26262 Certified RISC-V IP for Automotive Safety and Security Applications
- VeriSilicon partners with LVGL to enable advanced GPU acceleration for wearable devices and beyond
- Alphawave Semi Drives Innovation in Hyperscale AI Accelerators with Advanced I/O Chiplet for Rebellions Inc
E-mail This Article | Printer-Friendly Page |