BitSim Demonstrates an Embedded Vision Platform
December 12, 2018 -- To simplify the development of your own customized camera without starting from scratch, BitSim has released embedded camera blocks which contains the signal chain from camera sensor interface via MJPEG video coding to the Ethernet interface in an FPGA. An RTP Video stream over Ethernet is generated that can be displayed on, for example, a media player such as VLC.
The embedded camera is using MIPI CSI-2 as the standard camera interface, which today is the most popular high-speed serial interface, often used in newer camera designs for RGB-sensors, radar sensors etc. Other camera interfaces can be added as well, for example for IR camera sensors.
Multiple camera channels can be instantiated to create for example a stereo camera or a camera viewing in 360 degrees. Local image processing is possible via custom embedded SW or programmable hardware code.
An evaluation board is available that can be the basis for your own custom board. On this board, the camera sensor used supports resolutions up to 1280 x 720 (HD) at 60 fps or full HD 1920 x 1080 (1080p) at 30 fps. The Ethernet Physical protocols currently available are 10BASE-T, 100BASE-TX, 1000BASE-T and 100BASE-T1 or IEEE802.3bw, the latter also called BroadR-Reach, an adaption for the automobile market.
Read more at https://www.bitsim.com/en/referenser/bit-multi-ethernet-camera/
About BitSim:
BitSim AB is a leading design house in advanced electronics focusing on Imaging and Data Acquisition. www.bitsim.com
|
Related News
- BrainChip Demonstrates Event-based Vision at Embedded World 2025
- CEA-Leti Demonstrates Embedded FeRAM Platform Compatible with 22nm FD-SOI Node
- BrainChip Demonstrates Company's Event-Based AI Neural Processor at Embedded Vision Summit
- Artosyn License and Deploy CEVA-XM4 Intelligent Vision Platform for Embedded AI SoC
- Xilinx Demonstrates Responsive and Reconfigurable Vision Guided Intelligent Systems at Embedded World 2017
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |