Arm announces new "Automotive Enhanced" processor designed for safe next-gen driver experiences
New Arm technology will strengthen driver trust on the road to safe mass autonomous deployment
By Lakshmi Mandyam, VP automotive, Arm
December 18, 2018
News Highlights:
- Arm introduces latest addition to the Arm Safety Ready program, a new “Automotive Enhanced” processor designed to help enable safe next generation driver experiences
- Optimized for 7nm: Cortex-A65AE is Arm’s first multithreaded processor with integrated safety for handling sensor data in autonomous and high throughput needs in IVI/cockpit systems
- Simultaneous multithreading optimized for high throughput workloads and offers best performance efficiency
Winning the trust of consumers is critical, and to deliver these trusted experiences car makers need solutions that achieve the right balance of innovation and safety while being deployable, scalable and ready for mass production. A broad range of compute is required to meet the needs of tomorrow’s vehicles, and one size will not fit all when it comes to the compute powering these vehicles.
Today, we are announcing the Arm Cortex-A65AE as the latest addition to Arm’s Automotive Enhanced portfolio of IP, designed for more efficient processing of the multiple streams of sensor data being generated in next generation vehicles, which will help enable new driver experiences safely.
Read more in this blog from Lakshmi Mandyam, VP automotive at Arm.
|
Arm Ltd Hot IP
Related News
- Arm's Broadest Ever Automotive Enhanced IP Portfolio Designed for the Future of Computing in Vehicles
- Renesas Unveils Processor Roadmap for Next-Gen Automotive SoCs and MCUs
- Arm introduces new automotive image signal processor to advance adoption of driver assistance and automation technologies
- Industry Grade ASIL-B IP Cores licensed to Power Next-Gen Automotive Systems
- Deeptech Keysom completes a €4M fundraising and deploys the first "no-code" tool dedicated to the design of tailor-made processors
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |