English
Innosilicon Announces silicon proven and mass production of the World First Silicon Proven Commercial GDDR6 IP on Samsung's 14LPP Process
January 7, 2019 -- Innosilicon proudly announced silicon successful of world first silicon proven commercial GDDR6 IP on Samsung's 14LPP Process. It is fully compliant to the JEDEC GDDR6 (JESD250) standard, supporting up to 16 Gbps per pin. GDDR6 memory is targeted at very high-bandwidth applications including machine learning, AI, cryptocurrency mining, graphics, Data Centre, automated driving, ADAS and high-performance computing (HPC). Samsung is enabling this advanced IP on the 14LPP foundry process for customers to design next-generation chips in the hottest application areas, for use with high-performance GDDR6 memory products. For more information, please visit http://www.innosilicon.com/html/ip-solution/14.html.
|
||||||
Related News
- Innosilicon multiple high-speed interface IPs, based on the SMIC 14nm process, R&D and mass production proven
- Synopsys and Samsung Electronics Collaborate to Achieve First Production Tapeout of Flagship Mobile CPU with Leading Performance on Samsung Foundry's GAA Process
- OPENEDGES and The Six Semi Announce Silicon Proven LPDDR5/4/4x PHY in Samsung Foundry 14LPP Technology Operating at 6400Mbps
- OPENEDGES and The Six Semi Announce Silicon Proven GDDR6 PHY in 12nm Process Technology
- Flex Logix and DARPA Expand Partnership with the Addition of Silicon Proven EFLX eFPGA in 12 and 16 nm Process Technologies for DARPA's Toolbox Initiative
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
|
E-mail This Article | 
|
|
Printer-Friendly Page |