TSMC's Outlook Underscores Foundry Market Challenges
By Dylan McGrath, EETimes
January 22, 2019
SAN FRANCISCO — TSMC's announcement last week that it expects its quarterly sales to decline precipitously quarter-to-quarter put the chip foundry market on notice as it begins what is expected to be a challenging year.
TSMC (Hsinchu, Taiwan) said it expects sales to decline nearly 14% quarter-to-quarter to between $7.3 billion and $7.4 billion. It would be the largest quarter-to-quarter sales decline for the world's leading foundry since 2009.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Siemens' new Calibre DesignEnhancer boosts Samsung Foundry design quality and speeds time to market
- Siemens and TSMC collaborate to help mutual customers optimize designs using foundry's newest advancements
- TSMC's N7+ Technology is First EUV Process Delivering Customer Products to Market in High Volume
- TSMC Continues to Dominate the Worldwide Foundry Market
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset