Bluespec Returns from Landmark RISC-V Summit; CTO Nikhil Leads Discussion on ISA Formal Spec
FRAMINGHAM, Mass.-- January 28, 2019 -- Bluespec has just returned from the first-ever RISC-V Summit in Santa Clara, CA. Packed with over 1,100 attendees from more than 20 countries around the world, the attendance alone signals a seismic shift in RISC-V interest and global importance.
With extraordinary keynote presentations from Facebook, SiFive, and Western Digital, the summit was filled with thought leaders in the RISC-V community. Attending for Bluspec was CTO Rishiyur Nikhil, who was proud to serve as the formal chair for the summit’s lively technical session on ISA Formal Spec on Thursday, December 6th.
In a spirited “state of the union” on the topic, Nikhil explained the colossal shift of instruction set language from English to math, which has enabled a far more precise means of communicating RISC-V instructions. This, Nikhil informed the crowd, marks yet another massive change brought on by RISC-V, as it sweeps across the world, redefining how we build our future.
Other highlights included a captivating technical talk by Symbiotic EDA’s Clifford Wolf, a surprise announcement from Western Digital’s Martin Fink, and an insightful presentation on security from RISC-V Foundation Vice-Chair, David Patterson. Patterson's talk emphasized the revolutionary power of RISC-V as it ushers security development out of a closed, corporate system and into the open, where many more eyes (and minds) can look at it. There is no doubt that RISC-V will play a critical role in the future of security.
2019 is already filled with workshops and conferences around the globe that will continue to push RISC-V into the forefront of CPU technology. Bluespec is excited to be involved with a number of these events and looks forward to playing a major role in the RISC-V movement in the year to come.
|
Related News
- Think Silicon demonstrates early preview of Industry's first RISC-V ISA based 3D GPU at the RISC-V Summit
- Ventana CEO to Deliver a Keynote at RISC-V Summit Europe
- Andes Technology Showcases Leadership in AI and Automotive Applications at RISC-V Summit Europe 2024
- MerlinTPS Partners with Bluespec to Provide Urgently Needed GPS Augmentation and Backup Without Satellites
- Frontgrade Gaisler Leads the Way in RISC-V Processor Development for Space Applications
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |