Xilinx Introduces HDMI 2.1 IP Subsystem
8K UHD video support on Xilinx enables next-generation video capture, display, processing and machine learning
AMSTERDAM, Feb. 5, 2019 -- Xilinx, Inc. (NASDAQ: XLNX), the leader in adaptive and intelligent computing, today announced that it has introduced a complete HDMI™ 2.1 IP subsystem to its portfolio of intellectual property cores, enabling Xilinx® devices to transmit, receive and process up to 8K (7680 x 4320 pixels) ultra-high-definition (UHD) video in pro AV equipment, including cameras, streaming media players, professional monitors, LED walls, projectors and KVM, as well as broadcast products such as end points and infrastructure that are being upgraded to handle 8K video.
Customers are increasingly adopting machine learning to monetize and improve workflows in diverse applications such as broadcast, pro AV, automotive and surveillance. HDMI 2.1 data rates are provided by Xilinx's highly reliable high-speed I/O transceivers. This, combined with native 8K interfaces supported by HDMI 2.1 now make it possible to replace several ASSP's or fixed-function products support processing, compression, high-quality analytics and decision-making with a single Xilinx device.
"Today's professional AV and broadcast markets continue to demand higher resolution, higher frame rates and high dynamic range, to deliver more immersive viewing experiences," said Ramesh Iyer, director of marketing, Pro AV and Broadcast market, Xilinx. "Our customers can now implement the complete HDMI 2.1 interface on-chip, creating highly-integrated designs that can natively handle 8K processing. And customers can combine this functionality with 8K lightweight mezzanine codecs for 8K over IP streaming, reducing real-estate, power consumption and BOM costs."
Xilinx will demonstrate the HDMI 2.1 IP subsystem alongside a range of other cores for compression, video processing and digital-signage analytics at booth 15-D240, ISE Integrated Systems Europe, RAI Amsterdam, February 5-8.
About Xilinx
Xilinx develops highly flexible and adaptive processing platforms that enable rapid innovation across a variety of technologies – from the endpoint to the edge to the cloud. Xilinx is the inventor of the FPGA, hardware programmable SoCs and the ACAP, designed to deliver the most dynamic processor technology in the industry and enable the adaptable, intelligent and connected world of the future. For more information, visit www.xilinx.com.
|
Xilinx, Inc. Hot IP
Related News
- USB 4.0, MIPI DSI/CSI 2.0, Display Port 1.4, HDMI 2.1, DDR5, PCIe5.0, 1G Ethernet IP Cores and many more Wired Interface IP Cores available for immediate licensing
- More HDMI 2.1 Enabled Products Reach The Market Bringing Advanced Consumer Entertainment Features To a Wide Audience
- TSMC 12FFC silicon proven SERDES Phy IPs' for HDMI 2.1, PCIe Gen5, DDR4, USB 4 & MIPI Interfaces available immediately for your next SoC
- HDMI 2.1 Rx PHY (TSMC 12FFC) & Controller Semiconductor IP licensed to a Tier1 Chinese Semiconductor company for integration into a TV SOC by T2MIP
- INVECAS Announces World's First HDMI 2.1 with HDCP2.3 Chip & IP Solutions for TV, AVR, Soundbar and STB
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |