EDN Names Achronix's Speedcore Gen4 eFPGA to its Hot 100 Products of 2018
Santa Clara, Calif., February 5, 2019 – Achronix Semiconductor Corporation, a leader in FPGA-based data accelerator devices and high-performance eFPGA IP, had its new Speedcore Gen4 eFPGA IP recognized as one of the year’s top products in 2018 by the editorial staff of the EDN Network earlier this month. Speedcore Gen4 eFPGA IP was selected for EDN’s Hot 100 new product list for being one of the most “significant and useful new developments of the year.” The Speedcore Gen4 eFPGA IP was one of four winners in the Advanced Technology category.
Announced in December 2018, Speedcore Gen4 eFPGA IP can be used by ASIC and SoC design teams to incorporate programmable hardware-acceleration capabilities into ASICs and SoCs that serve a broad range of computing, networking, and storage systems for interface-protocol bridging/switching, algorithm acceleration, and high-speed packet-processing applications. Speedcore Gen4 eFPGA IP compared to its previous generation IP increases performance by 60%, reduces power by 50%, and shrinks die area by 65% while retaining and building upon all of the original Speedcore eFPGA IP’s functional capabilities. For more information on Speedcore Gen4 eFPGA IP, visit the Achronix website: /product/speedcore-gen4-efpga-ip/
In particular, EDN editors cited the Speedcore Gen4 IP’s new machine learning processor (MLP) blocks, which have been added to the other resources already available in Achronix’s eFPGA IP library. The EDN Hot 100 listing for the Speedcore Gen4 eFPGA IP quotes EETimes’s Chief International Correspondent Junko Yoshida, who wrote “Gen4’s shiniest feature, added to its architecture by Achronix, are Machine Learning Processor (MLP) blocks” in her EETimes.com December 4, 2018 article, “Achronix Adds Machine Learning to eFPGA.”
Speedcore Gen4 MLP blocks are highly flexible compute engines with tightly coupled embedded memories that offer a unique solution for artificial intelligence and machine learning (AI/ML) applications while delivering the highest performance per watt at the lowest cost. Speedcore MLP blocks support multiple fixed-point and floating-point formats including Bfloat16, 16-bit, half-precision floating point, 24-bit floating point and block floating point (BFP). Designers can configure the Speedcore Gen4 MLP blocks with the optimal numeric precision that best achieves the performance and power goals for their applications.
“It’s a great honor for Achronix’s Speedcore Gen4 IP to have been recognized by EDN as one of 100 most significant electronic products to be announced during 2018,” said Steve Mensor, Achronix’s vice president of marketing. “We are particularly proud for our product’s win in EDN’s Advanced Technology category because we believe Speedcore eFPGA technology will be a major driver of AI/ML technology advances in data center and communication applications. Achronix is known for its high-performance FPGA ICs and IP, and the new, high-density Speedcore Gen4 eFPGA IP with its MLP blocks significantly raises the bar for eFPGA IP.”
About Speedcore Gen4 eFPGA IP
Achronix Speedcore Gen4 eFPGA IP provides an optimal balance of hardware acceleration for diverse applications. Previously found only in ASIC implementations, the new Speedcore Gen4 eFPGA architecture adds the flexibility and reprogrammability of Achronix’s proven FPGA technology to support new AI/ML and high-performance applications that require massive computing and I/O bandwidth.
Speedcore eFPGA IP can be integrated into an ASIC or SoC to provide a customized, programmable fabric. ASIC and SoC designers specify their logic, memory, DSP, and AI/ML resource needs. Achronix then configures the Speedcore IP to meet their individual requirements. Speedcore look-up-tables (LUTs), RAM blocks, DSP64 blocks, and MLP blocks can be assembled like building blocks to create optimal programmable fabrics for any given set of applications.
Speedcore Gen4 eFPGA IP Availability
Achronix is using its proven methodology to deliver Speedcore Gen4 eFPGA technology to developers who want to combine the benefits and flexibility of silicon-proven eFPGA IP with enhanced AI/ML capabilities. Speedcore Gen4 IP is available for licensing on the most advanced FinFET processes today. Contact Achronix for details about supported process technologies.
About Achronix Semiconductor Corporation
Achronix Semiconductor Corporation is a privately held, fabless semiconductor corporation based in Santa Clara, California and offers high-performance FPGA and embedded FPGA (eFPGA) solutions. Achronix’s history is one of pushing the boundaries in the high-performance FPGA market. Achronix offerings include programmable FPGA fabrics, discrete high-performance and high-density FPGAs with hardwired system-level blocks, datacenter and HPC hardware accelerator boards, and best-in-class EDA software supporting all Achronix products. The company has sales offices and representatives in the United States, Europe, and China, and has a research and design office in Bangalore, India..
|
Related News
- Achronix's Speedcore eFPGA Devices to be Highlighted at TSMC 2018 North America, China Technology Events in May
- Achronix Announces Immediate Availability of Speedcore Gen4 eFPGA IP for AI/ML and Networking Hardware Acceleration Applications
- Achronix to Demonstrate Speedcore eFPGA's Flexibility at Arm TechCon
- 10 Millionth Achronix Speedcore eFPGA IP Core Shipped
- Achronix Finalist for the Global Semiconductor Alliance's 2018 Most Respected Private Semiconductor Company Award
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |