180nm OTP Non Volatile Memory for Standard CMOS Logic Process
SiFive Sees Big Year for RISC-V
Startup expects many design wins, new players
By Rick Merritt, EETimes
February 14, 2019
SAN JOSE, Calif. — If Naveed Sherwani gets his way, 2019 will be a year to remember for his startup, SiFive, the RISC-V architecture, and maybe even the whole semiconductor industry.
By the end of the year, SiFive could have cores that span the range of its entrenched rival Arm, said Sherwani, who in late 2017 was named CEO of the startup founded by RISC-V creators at Berkeley. This year, all RISC-V companies together could win more new sockets than Arm, he predicted.
The startup and the broader movement it is a part of are injecting new energy into a maturing chip sector. They are enabling more established companies to follow Apple’s lead in designing their own chips. And they are making it easier and cheaper for small startup teams to get into chip design.
“I’m seeing SiFive as more than an opportunity to make money; it’s an opportunity to revive the semiconductor industry, to bring new people into it,” he said.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related News
- SiFive Empowers AI at Scale with RISC-V Innovation
- SiFive Highlights Key Inflection Points Driving RISC-V Adoption for AI and Introduces Intelligence XM Series for AI Workload Acceleration
- SiFive and Arkmicro Accelerate RISC-V Adoption in Automotive Electronics with SiFive's Automotive IP for the High-end SoC Market
- PQShield and SiFive collaborate to advance post-quantum cryptography in RISC-V
- SiFive Announces New High-performance RISC-V Datacenter Processor for Demanding AI Workloads
Breaking News
- Siemens delivers certified and automated design flows for TSMC 3DFabric technologies
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results