Infineon, Xilinx and Xylon team up for new microcontroller solutions in safety-critical applications
Munich, Germany – 22 February 2019 – In order to provide more flexibility in how to use safety microcontrollers in automotive and industrial applications, Infineon Technologies AG (FSE: IFX / OTCQX: IFNNY) cooperates with Xilinx Inc. and Xylon, d.o.o.. At the Embedded World trade fair 2019, they present a new Xylon IP core called logiHSSL. It enables high-speed communication between Infineon’s AURIX™ TC2xx and TC3xx microcontrollers and Xilinx’ SoC, MPSoC and FPGA devices via the Infineon High Speed Serial Link (HSSL). This serial link supports baudrates of up to 320 Mbaud at a net payload data-rate of up to 84%.
The HSSL is an Infineon native interface, low-cost in regards to pin-count as it requires only five pins – two LVDS with two pins each and one clk pin. So far, the HSSL interface is used to exchange data between AURIX devices and customer ASICs for performance or functional extension. Now, the new IP core will allow system developers to combine safety and security provided by AURIX with the wide range of functional possibilities brought to the table by the Xilinx devices. Linked devices can access and control each other’s internal and connected resources through the HSSL.
Related |
Slave HSSL Controller |
“Our AURIX microcontrollers are the market reference for many safety-critical applications, for example in advanced driver assistance and automated driving,” said Ralf Koedel, Marketing Director Microcontrollers at Infineon. “Now, we are creating new options for our customers in emerging applications that are both performance-hungry and safety-critical. Besides the ones mentioned these include for example industrial automation applications.”
“Our products are adopted in ADAS and AD architectures for data aggregation, pre-processing, and distribution as well as compute acceleration,” said Paul Zoratti, director Automotive Solutions, Xilinx. “Coupled with the AURIX family providing ASIL D level functional safety, this has created a strong market pull for an FPGA-based HSSL solution. Xylon’s licensable IP core will enable customers to implement a reliable HSSL communications path between Xilinx and Infineon devices without expending valuable development resources.”
To support development activities the partners are offering a starter kit. It includes a Xilinx evaluation kit, an Infineon AURIX evaluation board and a Xylon FMC board. Kit deliverables include the reference design with the test software application, Xylon’s logicBRICKS evaluation licenses, documentation and technical support.
At the Embedded World trade fair 2019 Infineon (booth #231, hall 3A) and its distribution partner EBV (booth #229, hall 3A) will show demo boards.
Availability
The new IP core and the development kit will be available starting in March 2019. Further information is available here.
Infineon at Embedded World 2019
Visit Infineon at Embedded World 2019 Exhibition & Conference (Nuremberg, Germany; 26-28 February 2019) at booth 231 in hall 3A. Highlights include solutions for smart, safe vehicles that drive automated; connected, secure factories; smart homes and consumer devices; as well as highly efficient and sophisticated drones. More information is available at www.infineon.com/embeddedworld.
|
Xylon Hot IP
Related News
- Safety Support Opens up Automotive, Health and Industrial Markets for ARM Cortex-R5 Processor
- Xilinx and Xylon Announce logiADAK Automotive Driver Assistance Kit Enabling Systems with up to Six Cameras
- Xylon Releases the Reference logicBRICKS Graphics Processing Unit (GPU) Design for Xilinx Zynq-7000 AP SoC based inrevium Extension Microcontroller Card from Tokyo Electron Device, Ltd.
- Xylon's Updated logiHSSL IP Core Seamlessly Connects Infineon AURIX Microcontrollers with AMD Adaptive SoCs and FPGAs
- Andes Technology Partners with WITTENSTEIN high integrity systems (WHIS) to Build Safety-Critical Solutions with RISC-V Processors
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |