Cadence Drives Release of Alternative EVS Codec Implementation in 3GPP
New codec enables up to 1.6X performance improvement and better battery life for mobile communications applications
SAN JOSE, Calif. -- Feb 25, 2019 -- Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that it initiated and drove the standardization within 3GPP of an alternative fixed-point Enhanced Voice Services (EVS) codec reference implementation using updated basic operators. 3GPP, a global initiative that provides complete system specifications for cellular telecommunications network technologies, has adopted and released the new codec, which enables more efficient processing and improves battery life by leveraging modern DSP architectures with 64-bit accumulators, single instruction, multiple data (SIMD) and very long instruction word (VLIW) technologies. As part of this effort, Cadence also updated the basic operators incorporated in the underlying ITU Software Tools Library (STL2018), which serves as the foundation upon which 3GPP reference codecs are built. Next-generation codecs can now utilize these new basic operators for faster time to market and better energy efficiency.
Cadence developed the instruction set architecture for its Tensilica® HiFi 3z DSP in parallel with the development of these updated basic operators and the alternative EVS codec, resulting in the HiFi 3z DSP featuring an extremely efficient pairing of hardware and software. As a result, the HiFi 3z DSP offers a 1.6X improvement in million cycles per second (MCPS) as compared to the HiFi 3 DSP running the original EVS codec in Super Wideband mode—enabling lower power and longer battery life. Utilizing the new codec, the HiFi 3 DSP offers a 1.2X improvement in MCPS in Super Wideband mode.
“For more than two years, Cadence has taken a leadership role in 3GPP to drive the development, adoption and release of an alternative version of the EVS codec that takes advantage of modern DSP architectures,” stated Larry Przywara, group director of marketing, Tensilica audio/voice IP at Cadence. “Our smartphone-OEM and mobile semiconductor customers have already licensed this codec for their upcoming HiFi 3z DSP-based products. Cadence thanks 3GPP Working Group SA4 for their efforts to standardize this alternative version.”
The alternative EVS codec reference code is available for download from the 3GPP website.
About Cadence
Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence® software, hardware and semiconductor IP are used by customers to deliver products to market faster. The company’s System Design Enablement strategy helps customers develop differentiated products—from chips to boards to systems—in mobile, consumer, cloud datacenter, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine's 100 Best Companies to Work For. Learn more at www.cadence.com.
|
Cadence Hot IP
Related News
- Cadence Delivers Certified, Innovative Backside Implementation Flow to Support Samsung Foundry SF2 Technology
- Global Unichip Corporation Uses Cadence Digital Implementation and Signoff Flow to Deliver Advanced-Node Designs for AI and HPC Applications
- Innovium Adopts the Cadence Innovus Implementation System for Its Highly Scalable Switch Silicon Family for Data Centers
- Cadence Digital Implementation and Parasitic Extraction Tools Enabled for Samsung Foundry Gate-All-Around Technology
- PCS Releases New 3GPP LTE Release 14-Compliant NB-IoT Transceiver IP Supporting High-Band and Low-Band Operation
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |