OFC 2019: eSilicon to demonstrate two 7nm IP products, 56G DSP SerDes over a 5-meter Samtec cable assembly and a complete HBM2 PHY subsystem
February 27, 2019 -- San Jose, Calif. -- eSilicon, a leading provider of FinFET-class ASICs, market-specific IP platforms and advanced 2.5D packaging solutions, will demonstrate two 7nm FinFET-class IP products at OFC 2019.
What:
SerDes Demonstrations: eSilicon Booth 5416
Tuesday-Thursday
March 5-7, 2019
Using Samtec ExaMAX Backplane Connector paddle cards and a five-meter ExaMAX Backplane Cable Assembly, eSilicon will demonstrate the performance, flexibility and extremely low power consumption of its 7nm, 56G PAM4 and NRZ DSP-based long-reach SerDes.
The demonstration will drive eight high-speed SerDes lanes in three configurations:
- PAM4 modulation with point-to-point links
- NRZ modulation with point-to-point links
- PAM4 modulation with double-length (10 meter) loop-back links with repeater
All channels will be run at different speeds to showcase the flexibility of the SerDes device. Real-time data associated with all channels will also be displayed to demonstrate the robustness and low power of the device, including:
- Voltage histograms, pre- and post-DSP
- Signal-to-noise ratio
- Equalization
- Eye diagrams
- Error rate plots
HBM PHY Subsystem Demonstrations: eSilicon Booth 5416
Tuesday-Thursday
March 5-7, 2019
2.4Gbps HBM2 PHY Subsystem for High-Performance Computing, Networking & AI
This demonstration shows a complete high-bandwidth memory Gen2 (HBM2) solutionin 7nm operating at 2.4Gbps.
- The subsystem includes:
- eSilicon’s latest 7nm HBM2 PHY
- Northwest Logic memory controller
- HBM DRAM stack from a leading memory supplier
- The test chip uses leading-edge interposer technology to interconnect the integrated PHY and controller with the 3D DRAM stack
- The firmware, combined with a user-friendly graphical interface (GUI), allows test and validation of the HBM subsystem
- Among other tests and monitoring tools available, this board demonstrates the link margin of the complete subsystem with the internal eye monitor and schmoo
About OFC
March 5-7, 2019
San Diego Convention Center
San Diego, Calif., USA
OFC is the largest global conference and exhibition for optical communications and networking professionals. The program is comprehensive — from research to marketplace, from components to systems and networks and from technical sessions to the exhibition.
About eSilicon
eSilicon provides complex FinFET ASICs, market-specific IP platforms and advanced 2.5D packaging solutions. Our ASIC-proven, differentiating IP includes highly configurable 7nm 56G/112G SerDes plus networking-optimized 16/14/7nm FinFET IP platforms featuring HBM2 PHY, TCAM, specialized memory compilers and I/O libraries. Our neuASIC™ platform provides AI-specific IP and a modular design methodology to create adaptable, highly efficient AI ASICs. eSilicon serves the high-bandwidth networking, high-performance computing, artificial intelligence (AI) and 5G infrastructure markets. www.esilicon.com
|
Related News
- DesignCon 2019: eSilicon to demonstrate 7nm 56G DSP SerDes over 5-meter Samtec cable assembly
- OCP 2019: eSilicon to demonstrate 56G DSP SerDes over a 5-meter cable assembly in Samtec booth
- Linley Spring Processor Conference 2019: eSilicon to demonstrate 7nm DSP SerDes over a 5-meter cable assembly and present on IP platforms
- ISSCC 2019: eSilicon to present a paper and demonstrate 7nm 56G DSP SerDes operation over a five-meter cable assembly
- ECOC 2019: eSilicon to Demonstrate 7nm 58G DSP-Based SerDes Over Seven-Meter and Three-Meter Samtec Cable Assemblies
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |