Minima Processor and Arm Collaborate on Ultra-Low Power Solutions for Mobile and IoT
Minima Processor Licenses Arm Artisan Physical IP to Optimize Arm-based SoC Designs with Minima Dynamic Margining IP Ultra-Low Power Technology
OULU, FINLAND –– February 27, 2019 –– Minima Processor Oy today signed a multi-year Strategic Intellectual Property (IP) Agreement with Arm in which Minima Processor will have access to Arm® Artisan™ Physical IP for 22nm ultra-low leakage (ULL) process technology. This agreement allows Minima Processor to optimize Arm-based system-on-chip (SoC) designs featuring Minima Dynamic Margining IP ultra-low power technology.
“Mobile and consumer IoT applications demand low-power, always-on, wake-up capabilities,” remarks Kelvin Low, vice president of marketing, Physical Design Group, Arm. “By implementing Arm physical IP, Minima Processor is able to optimize these features and deliver significant power and area reductions while meeting the performance requirements for these applications.”
“Access to Arm’s physical IP portfolio gives us the means to provide Arm users with optimized ultra-low power solutions for a variety of applications,” says Tuomas Hollman, Minima Processor’s executive vice president of products and business development. “The collaboration helps designers achieve their SoC performance, power, and area targets.”
Intended for a range of markets, including microcontroller, IoT, hearables and smart speakers, Minima Processor’s ultra-low power technology minimizes energy consumption while maintaining yield in IC production. Combining hardware and software enables circuits to function at their lowest possible power for any given task, data or ambient condition.
Arm and Minima Processor will be featured in panel sessions at the Design Automation Conference Pavilion area and ES Design West’s “Meet the Experts” Theater. DAC will be held June 2-6 in the Las Vegas Convention Center, Las Vegas, Nevada. The inaugural ES Design West will be co-located with SEMICON West July 9-11 at San Francisco’s Moscone Center.
About Minima Processor
Minima Processor of Oulu, Finland, provides near-threshold voltage design solutions that deploy dynamic margining and ultra-wide dynamic voltage and frequency scaling (DVFS) to minimize energy consumption in SoC designs while maintaining yield. The Minima dynamic-margining approach is an IP-based methodology for near-threshold voltage design that combines hardware and software to enable circuits to function at their lowest possible power for any given task, data or ambient condition.
Founded in 2016 by seasoned technical and R&D professionals with expertise in energy-efficiency technology, it is privately held and funded by Aalto University, CFT Nordic Investment Center, Lifeline Ventures, VTT Ventures, and angel investors.
|
Minima Processor Hot IP
Related News
- ARM and Cadence Expand Collaboration for IoT and Wearable Device Applications Targeting TSMC's Ultra-Low Power Technology Platform
- GreenWaves Unveils Groundbreaking Ultra-Low Power GAP9 IoT Application Processor for the Next Wave of Intelligence at the Very Edge
- Imagination and Andes collaborate to enable ultra-low power connected microprocessors for IoT
- Newracom Announces Availability of Ultra-Low Power ARM Core Based Wi-Fi 802.11 b/g/n MAC/PHY/Subsystem and RFIC IP for Internet of Things Applications
- TSMC and MediaTek Extend Collaboration on Ultra-Low Power Technology to Capture the Emerging IoT Market
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |