Advanced Nodes Face Edge Errors
By Regina Freed, Applied Materials
EETimes (March 4, 2019)
For past semiconductor technology nodes, the industry took for granted that the edges of features within a chip could, for practical purposes, be considered straight and reasonably well aligned to other feature edges from layer to layer. But as dimensions shrink, the allowable tolerance for edge placement error (EPE), which refers to the vertical misalignment of features, has also shrunk and those past assumptions are no longer valid.
In advanced multi-layer chip designs and with chips getting smaller for emerging packaging schemes, EPE poses an unacceptable limitation on yield, and traditional methods of aligning feature edges are inadequate. This difficulty affects (intermediate) edges defined by photolithography, deposition and etch processes that produce a single final edge, as well as alignment between layers--for example, between metal 1, metal 2 and the vias that connect them. Even the smoothness of a final edge is now a potential error issue impacting alignment.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- eMemory Won TSMC OIP Partner of the Year Award for the Outstanding Development of its NVM IP on Advanced Nodes
- Faraday Adds Video Interface IP to Support All Advanced Planar Nodes on UMC Platform
- Alphawave Semi Expands Partnership with Samsung Foundry to Further Drive Innovation at Advanced Semiconductor Nodes
- Arm and Synopsys Strengthen Partnership to Accelerate Custom Silicon on Advanced Nodes
- OPENEDGES Highlights Advanced Memory Subsystem IPs at the AI Hardware & Edge AI Summit 2023
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks