Mentor Graphics Announces TransEDA VN-Cover Emulator Support for Celaro and VStation Systems
Paris, January 6, 2003 - Mentor Graphics Corporation (NASDAQ: MENT) today announced the availability of TransEDA's VN-Cover Emulator for both the Mentor CelaroTM and VStationTM hardware emulation systems. The joint solution allows validating the chip level and system level designs by running unlimited verification cycles, thus providing an objective measure of verification progress. It allows easy detection of shortcomings in the functional verification process and assists in the creation of test cases by focusing on uncovered areas in the design. Users can now optimize their test suites for executing on the hardware emulator, and interactively and incrementally improve these tests.
With today's increasingly large and complex designs, verification absorbs 60-70% of the overall design schedule. It can now take weeks and even months to run the tests required to verify a design. Companies are turning to hardware-assisted verification to improve verification quality and productivity in order to complete the verification of SoC designs in the shortest lead times.
The integration of TransEDA's VN-Cover Emulator with Mentor's hardware emulation systems - Celaro and VStation - provides customers with powerful code coverage capabilities to complement their full-chip emulation results, enabling higher quality verification in even less time. VN-Cover Emulator enables a quantitative and objective measurement of verification effectiveness, and maximizes hardware and software system verification completeness. This provides customers with significantly greater confidence in the finished design, and results in better quality for the end product.
"IC designers using the Celaro or Vstation hardware emulator are looking more and more to a unified coverage environment with software simulation," said David Dempster, marketing executive at TransEDA. "Every minute of emulation time must be optimized in the design process, so customers are always looking for ways to complete emulation sooner. Being able to identify those parts of a design that have been adequately verified, versus those which require additional verification, is critical to accelerating verification, and this is where VN-Cover Emulator delivers powerful time-saving benefits."
"Several of our leading customers have expressed the value of combining code coverage with the performance of emulation as delivering a key productivity aid in reducing the verification schedule," said Eric Selosse, vice president and general manager of Mentor Emulation Division. "Many of our customers view TransEDA as being the industry leader in code coverage. We worked closely with our users and TransEDA's engineering team to enable a quick delivery of this capability, on both Celaro and VStation."
Pricing and Availability
VN-Cover Emulator is available immediately for the Mentor Graphics Celaro and VStation hardware emulation systems. For more information on the VN-Cover Emulator option, visit the TransEDA website at www.transeda.com or email info@transeda.com.
About Mentor Graphics
Mentor Graphics Corporation (NASDAQ: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world's most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of more than $600 million and employs approximately 3,700 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777; Silicon Valley headquarters are located at 1001 Ridder Park Drive, San Jose, California 95131-2314. World Wide Web site: www.mentor.com.
About TransEDA
TransEDA is a leading provider of ready-to-use verification solutions for SoC, ASIC and FPGA markets. The company was founded in 1992 and is listed on the AIM segment of the London Stock Exchange and trades under the symbol TRA. Corporate inquiries: 983 University Avenue, Building C, Los Gatos CA 95032
Phone (408) 335-1300, Fax (408) 335-1319 info@transeda.com
World Wide Web site: www.transeda.com
Mentor Graphics is a registered trademark and Celaro and Vstation are trademarks of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.
###
|
Related News
- TransEDA’s VN-Cover Emulator Now Available for the Quickturn Palladium Design Verification System
- TransEDA Announces VN-Cover New Coverability Analysis Option to Guide Users to Full Coverage
- TransEDA Introduces VN-Cover Simulation Farm Bundle for Faster Design Verification at 80 Percent Savings
- TransEDA to demo VN-Cover and VN-Check at EDA Front-to-Back conference, November 13-15 <!-- verification -->
- Mentor Graphics Expands Mentor Embedded Linux Support for the latest AMD Embedded G-series Family of Processors
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |