Omnitek Releases Highly Optimised 3D LUT IP for FPGAs
BASINGSTOKE, UK -- April 1, 2019 – Omnitek, a world leader in FPGA IP, today announced immediate availability of a unique 3D LUT for colour space conversions and conversion between nonlinear gamuts. This is a critical function in high-demand applications such as Rec. 709/2020 and SDR/HDR conversions, chroma keying and artistic effects such as sepia, black-and-white or vivid colour.
Implemented as IP for FPGAs or programmable SoCs, the 3D LUT makes very efficient use of the resources on these devices to support real-time processing of up to 4K UHD video at 120fps using Lookup Table (LUT) sizes of up to 65x65x65 and a colour depth of up to 16 bits for both input and output. The scalability of the design easily supports alternative configurations including extension to 8K.
Due to the flexibility of the FPGA, the 3D LUT IP can support a variety of different standards, throughput rates and resolutions to suit different application requirements and budgets. Furthermore, with the wide range of additional functions available from Omnitek such as Image Signal Processing, Warp, Blend and Stitch, the 3D LUT can be integrated into a complete system design on an FPGA with connectivity options including HDMI, SDI and V-by-One®.
Roger Fawcett, CEO at Omnitek, commented “We’ve seen a wide range of customer needs for 3D LUTs and are delighted now to be able to offer solutions not only to suit different technical requirements but also different engagement models. Depending on the customer’s level of expertise and resources, we can provide any level of support with the IP, right up to a full chip design or even a board-level design.”
More information is available at www.omnitek.tv/3d_lut_datasheet .
|
Related News
- Efinix Releases TinyML Platform for Highly Accelerated AI Workloads on Its Efficient FPGAs
- Efinix Releases Topaz Line of FPGAs, Delivering High Performance and Low Power to Mass Market Applications
- Bluespec, Inc. Releases Ultra-Low Footprint RISC-V Processor Family for Xilinx FPGAs, Offers Free Quick-Start Evaluation.
- InAccel Accelerates XGboost and releases the IP core for FPGAs
- InAccel releases world's first universal bitstream repository for FPGAs based on JFrog
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |