Movellus Raises $6M in Venture Funding, Led by Stata Venture Partners
New Round Raises Total Funding to $10M for Movellus’ Product IP Portfolio for Markets from Edge AI to Cloud Computing
SAN JOSE, Calif. -- April 1, 2019 – Movellus, Inc. today announced $6 million in Series A venture funding, bringing its total funding to date to $10M. The company is fundamentally transforming SoC design by automating the generation of traditional analog IP using digital tools and standard cells. Movellus’ initial products include PLLs, DLLs & LDOs that are optimized per design for markets ranging from edge AI to cloud computing.
Related |
TSMC CLN7FF 7nm IoT PLL - 30MHz-1000MHz LDO Capless Fast Response Series ( Vin = 1.65-1-95V; Vo = 0-75-1.0V; Io = 150 mA ) - TSMC 28nm TSMC CLN7FF 7nm DDR DLL - 250MHz-1250MHz |
The $6 million in funding was led by Stata Venture Partners, run by Ray Stata, founder and Chairman of Analog Devices. Also participating in the round are Intel Capital, which had invested in two prior funding rounds, and University of Michigan’s MINTS (Michigan Invests in New Technology Startups).
Movellus is on a mission to dramatically reduce SoC time to market and improve the power, performance and area. To achieve this, Movellus utilizes proprietary technology that leverages digital infrastructure to automatically implement new “analog” blocks. This technology has proven scalable with customers, both for the high-performance cloud computing market, where designs run at multi-GHz and the ultra-low power edge AI market. For the latter, Movellus possesses the unique ability to create nano-watt PLLs that are optimized for battery-less applications.
Funding to Expand Infrastructure to Meet Demand for Accelerated Analog Design
The new $6M in funding will be used to further expand Movellus’ infrastructure to meet the company’s rapidly growing customer demand, expand its product portfolio, and increase its market penetration.
“Movellus’ innovative approach of leveraging digital design infrastructure and their proprietary architectures to implement analog blocks is poised to have a major impact on the semiconductor industry,” stated Ray Stata, Founder, Stata Venture Partners. “I am excited to partner with the Movellus team because their technology represents the natural evolution of chip design as it applies to analog circuits.”
“Ray Stata has been a true legend in the semiconductor industry for decades and this endorsement represents a significant validation of our technology.” said Mo Faisal, President and CEO of Movellus. “It is an honor to work with Stata Venture Partners to accelerate our growth and transform how traditional analog design is implemented in SoCs.”
About Movellus Product Portfolio
Movellus uses digital tools and standard cells to create analog IP blocks with better power, performance and area than their custom analog counterparts. Additionally, each IP is process-portable, customizable and DFT enabled. This type of automation enables customers to utilize analog components that are optimized for their design instead of the other way around and meet their aggressive schedules.
About Movellus
Movellus uses digital infrastructure to automatically produce design-optimized, process portable analog blocks that serve both the high-performance cloud computing and the ultra-low power Edge AI markets. Movellus’ customers span cloud computing, AI, edge AI, and FPGA markets.
Movellus is located at 3031 Tisch Way, 110 Plaza West, San Jose, CA 95128. For more information please visit www.movellus.com
|
Related News
- Edge AI company AlphaICs raises $8 million in funding round led by Emerald Technology Ventures and Endiya Partners
- Expedera Raises $20M Series B Funding Round Led By indie Semiconductor
- Mythic Raises $70 Million in Series C Funding Led by BlackRock and Hewlett Packard Enterprise
- Pliops Raises $30 Million in Series B Funding Led by SoftBank Ventures Asia to Transform Data Center Infrastructure for Cloud, AI and ML
- Netspeed Raises $10M in Series C Funding Led by Intel Capital to Bring Machine learning to SoC design and architecture
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |