intoPIX announces availability of TICO-XS IP-cores supporting HD and 4K with a low FPGA footprint at NAB 2019
New cores will be an easy path to bring bandwidth-efficiency to ST2110 live-production workflows
NAB Show, Las Vegas – April 8th 2019 -- intoPIX, leading provider of innovative compression technol-ogies, announced today the release of their first TICO-XS IP-cores for Intel and Xilinx FPGAs. TICO-XS is the next generation of popular TICO lightweight compression, being standardized as JPEG XS at the ISO JPEG committee.
“We are proud to announce the release of our first TICO-XS IP-cores. Their microsecond latency, minimal FPGA footprint, and lossless quality make them a great enabler for broadcast manufactur-ers - particularly to build high quality and bandwidth-efficient SMPTE ST 2110 production solu-tions.” says Francois-Pierre Clouet, Sr. Field Application Engineer at intoPIX.
The release of the new IP-cores will deliver 8, 10, 12 bit capability, 4:2:2 and 4:4:4 color sampling, HD to 4K at up to 60fps . Thanks to their extremely small footprint, TICO-XS encoder and decoder IP-cores fit onto the smallest Intel and Xilinx FPGAs, requiring no additional memory and enabling a firmware upgrade of existing FPGA-based systems.
Using SMPTE ST 2110-22, the solution enables live production workflows to move to networked IP and target COTS equipment. Compared to uncompressed video, JPEG XS will generate cost savings, allow greater network scalability, simplify connectivity and facilitate the support of HD, 4K and 8K with no impact on latency.
NAB visitors will be able to see the new TICO-XS IP-cores demonstrated on the intoPIX booth (C8626) in central hall. Thanks to its microsecond latency, high quality and bandwidth ranging from 100Mbps to 400Mbps for HD and from 500Mbps to 1.6Gps for 4K, it is suitable for any production workflow looking to replace uncompressed video.
Availability
TICO-XS IP cores for HD and UHD4K will start to be available for first integration after NAB with additional JPEG XS features and compliance releases foreseen during Q3 and Q4 2019 as the new standard is moving forward.
About intoPIX
intoPIX is an innovative technology provider of compression and image processing solutions for Broadcast equipment manufacturers. Their unique FPGA/ASIC IP-cores and fast SDKs enable users to manage more pixels, simplify connectivity, save cost and power and improve quality with no latency. More information on our company, customers, technology and products can be found on www.intopix.com.
|
intoPIX Hot IP
Related News
- Intopix Announces Availability Of TICO IP-Cores Supporting UHDTV1 And 4K Up To 60 Fps In 4:4:4 Color Space With A Low Cost FPGA Footprint
- intoPIX releases a new range of 8K TICO-XS IP-cores supporting the JPEG XS standard
- Riedel adopts intoPIX TICO-XS FPGA IP-cores to empower broadcasts & events.
- IntoPIX Announces Its New Generation Of AES IP-Cores Supporting Higher Bitrate Up To 10/100 Gbps With Optimized Footprint To Secure Network Transmission In AV Applications.
- intoPIX and Macnica Preview a 4K AV over 1GbE Module Powered by TICO-XS and ST 2110 IP Transport for Pro AV Market at ISE 2019
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |