Creonic Shows 100 Gbps Polar Decoder in International SENDATE-TANDEM Research Project
Kaiserslautern, Germany, April 10, 2019 – Creonic is pleased to announce its successful participation in the SENDATE-TANDEM (Tailored Network for Data Centers in the Metro) research project, which is a sub-project of the CELTIC SENDATE project. The project ended on March 31, 2019.
Creonic contributed to the development and demonstration of an advanced forward error correction (FEC) for future ultra high-speed fiber-based transport network architectures. The demonstrator consists of Xilinx Virtex Ultrascale+ FPGA, running a simulation chain with channel emulation and optical loop back for real-time measurements of frame and bit error rate performance of polar codes. It features a list polar decoder with a throughput of 100 Gbps and less than 1 µs of latency.
The project volume of SENDATE is €72.8 millions. The SENDATE-TANDEM consortium consists of 27 partners located in France and Germany. Main industry partners are Nokia Bell Labs France/Germany (former Alcatel-Lucent), Orange, Gemalto, and Thales. The German partners receive funding from the Federal Ministry of Education and Research (BMBF) in Germany.
For more information please visit the SENDATE or SENDATE-TANDEM project pages.
About Creonic
Creonic is an ISO 9001:2015 certified provider of ready-for-use IP cores for several algorithms of communications such as forward error correction (LDPC, Turbo, Polar), modulation, and synchronization. The company offers the richest product portfolio in this field, covering standards like 5G, 4G, DVB-S2X, DVB-RCS2, DOCSIS 3.1, WiFi, WiGig, and UWB. The products are applicable for ASIC and FPGA technology and comply with the highest requirements with respect to quality and performance. For more information please visit our website at www.creonic.com.
|
Creonic Hot IP
Related News
- Creonic Participates in International SENDATE-TANDEM Research Project
- IPrium releases 100 Gbps Polar Encoder and Decoder
- Creonic Participates in 6G Research Project Led by Deutsche Telekom
- Creonic Participates in Horizon 2020 EPIC Research Project
- Creonic Participates in H2020 "VERTIGO" Research Project
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |