Exablaze and Algo-Logic partner to deliver ultra-low latency trading solutions
April 16 2019 -- Sydney & San Jose, California -- Leading global provider of ultra-low latency network devices, Exablaze, has today announced its partnership with Algo-Logic Systems Inc., the recognised leader in Gateware Defined Networking® (GDN). Both firms service financial institution clients in trading and HFT, which include investment banks and exchanges trading multiple asset classes. The two firms share expertise in delivering advanced, ultra-low latency, deterministic solutions to financial markets and clients will quickly benefit from this partnership, with Exablaze hardware devices running Algo-Logic’s Gateware.
Exablaze FPGA-based network cards and switches come with a development kit, which allows clients to customise the network processing functions on the devices, including the development of trading, analytics and risk management systems. This provides flexibility to traders but requires knowledge of complex hardware programming. For financial institutions which don’t wish to do their own development, Algo-Logic has the expertise to provide pre-built, high-performance, FPGA-accelerated trading systems.
The partnership will add exceptional value to end clients, with Algo-Logic clients benefitting from new designs based on Exablaze’s high-performance hardware products. At the same time, Exablaze’s clients will have access to more powerful and comprehensive pre-built trading applications that deliver excellent benefits, without requiring trading companies to build or expand their own teams to implement the algorithms in FPGA logic.
Dr. Matthew Grosvenor, Vice President of Technology at Exablaze, commented: “We are delighted to enter into this partnership and to see the hugely positive impact it will have on the businesses that utilise our respective expertise. Algo-Logic is an excellent choice of partner because of their expertise in developing FPGA-based, ultra-low latency trading applications.”
Grosvenor added: “The partnership came about as something of a natural evolution, with one of our clients approaching Algo-Logic, requesting to run its applications on Exablaze platforms. This client’s very positive experience led to them recommending Exablaze to one of their clients and this eventually led us to working together.”
John Lockwood, CEO of Algo-Logic, commented: “Exablaze has a market-leading range of platforms, which offer many of the features we look for in an FPGA platform to support our current implementations and to give us the elements we need for our innovative future products. The strong cooperation between Algo-Logic and Exablaze provides trading companies with the lowest latency with a rapid time-to-market.”
About Exablaze:
Established in Australia in 2013, Exablaze is a global provider of ultra-low latency, FPGA-based network devices for a wide range of applications in financial trading, big data and analytics along with high-performance computing, telcos and data centres. Headquartered in Sydney, Exablaze has a global client base and a presence in Europe, the US and China.
Independently tested as the ultimate low-latency devices, the company’s products are deployed in latency-critical environments and provide clients with a uniquely competitive edge.
A designer and manufacturer of advanced network devices, Exablaze provides unrivalled speed, innovation, flexibility and programmability. The company’s exceptional team of engineers is relied upon internationally to help clients unlock ultra-high-speed performance, providing significant savings and efficiency. Its clients range from HFT institutions to global banks, telecommunications providers, defence and academic/research organisations.
For more information, please click here.
About Algo-Logic:
Algo-Logic Systems, Inc., is a recognized market leader developing innovative, highly flexible solutions that offer ultra-low latency to a wide range of markets from Pre-Trade Risk Checks to fully automated Tick-to-Trade systems to other real-time data applications fully implemented in Field Programmable Array (FPGA) logic. Our rapid time-to-market is the result of our libraries of Gateware Defined Networking (GDN) products which feature pre-built IP cores and run on the newest FPGA platforms.
Fast Time-to-Market, High Performance, and Ultra-Low Latency are key features of Algo-Logic System solutions.
|
Related News
- Orthogone and Napatech collaborate to deliver state-of-the-art, ultra-low latency FPGA-based SmartNIC platform for high-frequency trading applications
- Enyx launches an ultra-low latency development framework for building standardized, FPGA-based trading systems
- Ultra-low Latency HFT Options Trading System Goes Live
- intoPIX Showcases Ultra-low Latency Wireless Display Concept at CES Las Vegas 2023
- CAST Introduces Ultra-Low Latency TSN Ethernet Switch IP Core
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |