Rambus Announces Tapeout and Availability of 112G Long Reach SerDes PHY on Leading-edge 7nm Node for High-Performance Communications and Data Centers
SerDes PHY delivers leading-edge performance and power efficiency for next-generation SoCs in data-intensive applications
SUNNYVALE, Calif. – April 16, 2019 – Today Rambus Inc. (NASDAQ: RMBS) announced its newest portfolio solution of 112G Long Reach (LR) SerDes PHY on a leading-edge 7nm process node for next-generation terabit switches, routers, optical transport networks (OTNs), and high-performance networking equipment. As the industry rapidly transitions to 400GB and 800GB wired communication applications, 112G is a key building block necessary to support the ever-growing demand for more bandwidth in data center and network applications, doubling the data rate of 56G SerDes. Rambus is at the forefront of implementing 112G design to address the long-reach backplane requirements for next-generation data-intensive applications.
This high-speed PHY provides the optimal combination of power efficiency, performance and area, adding to Rambus’ leading-edge large portfolio of silicon-proven intellectual property (IP), design tools and reference flows. With the introduction of 112G, this technology achieves higher performance to rapidly enable industry infrastructure for the 400GB and 800GB applications.
“By leveraging leading 7nm process technology, Rambus is enabling the next generation of Communications and Data Center applications,” said Hemant Dhulla, VP and GM of IP Cores, Rambus. “We’re excited to continue to expand our IP portfolio and deliver our customers top-of-the-line performance and flexibility for today’s most challenging systems, including solutions like our 112G LR SerDes PHY.”
This latest portfolio addition highlights Rambus leadership in high-speed SerDes PHY IP, leveraging the company’s long tradition of signal and power integrity expertise — remaining at the forefront of innovation in interface technology.
Rambus 112G Long Reach SerDes PHY
Rambus Modeled PAM-4 Signaling Transmit Eye
Technical Details
The will deliver enterprise-class performance across the demanding backplane environments beyond 30dB. To achieve this data rate requires an innovative SerDes architecture approach to meet the ever-growing data needs for high-speed data-intensive applications.
Key features of the Rambus 112G LR SerDes PHY include:
- Scalable ADC-based (analog-to-digital converter) architecture with support for PAM-4 and NRZ signaling
- DSP-based architecture for improved signal to noise ratio (SNR) and extended reach
- Configurable to provide power, performance and area (PPA) optimization for medium reach (MR) and long reach (LR) applications.
Availability and Additional Information
The Rambus 112G LR SerDes PHY is currently available for licensing and early access design customers can engage today.
With a near-term roadmap featuring industry-leading 112G solutions for extreme short reach (XSR), the Rambus industry-standard interface offerings are high-quality, complete PHY solutions designed with a system-oriented approach to maximize flexibility in today’s most challenging system environments. For more information on our latest high-speed SerDes PHY portfolio offerings, please visit rambus.com/serdes.
|
Related News
- Rambus Tapes Out 112G XSR SerDes PHY on Leading-edge 7nm Process
- Availability of New 16-bit 5MSps SAR ADC in 40nm Node Sets New Standards for High-Performance Data Conversion
- Rambus Delivers 112G XSR/USR PHY on TSMC 7nm Process for Chiplets and Co-Packaged Optics in Networking and Data Center
- Synopsys Targets 400G Hyperscale Data Centers with High-Performance Ethernet IP
- Rambus Unveils 56G SerDes PHYs on Leading-Edge FinFET Technology
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |