RISC-V, DARPA Advance Security
By Helena Handschuh, Chair of the RISC-V Foundation’s security standing committee and Fellow at Rambus
EETimes (April 22, 2019)
With the proliferation of intelligent devices, the industry needs new robust security approaches instead of trying to fix the cracks in existing designs.
Companies often don’t build security into their products from the start. Instead, they add on cryptographic algorithms and primitives to achieve confidentiality and authenticity properties, but this add-on approach makes the product a target of possible attacks.
Attacks might include exploitable software bugs, the most common vulnerability, or hardware leaks, physical attacks, logical attacks and remote and localized attacks. Newly identified vulnerabilities such as Spectre, Meltdown, Foreshadow and Spoiler have shown that problems such as side-channel attacks also exist in hardware designs, and that there are likely many more vulnerabilities in current solutions from hardware vendors.
E-mail This Article | Printer-Friendly Page |
Related News
- Intrinsix Cryptographic IP Selected by DARPA for Use in Chips Program, Featuring RISC-V Security Processor
- HighTec C/C++ Compiler Suite Supports Andes' ISO 26262 Certified RISC-V IP for Automotive Safety and Security Applications
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- PQShield and SiFive collaborate to advance post-quantum cryptography in RISC-V
- SEALSQ Introduces QS7001, a Newly Developed Cutting-Edge RISC-V Secure Hardware Platform, Specifically Designed for IoT security in the Post-Quantum Era
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models