Ultra low-power crystal-based 32 kHz oscillator designed in TSMC 22ULL
Analog Bits Showcases PCIe Gen2 / Gen3 / Gen4 Reference Clock PHY Design Kits Available on TSMC 7nm / 12nm / 16nm / 22nm process technology
Santa Clara, CA, April 23, 2019 – Analog Bits (www.analogbits.com), an industry leading provider of low-power mixed-signal IP (Intellectual Property) solutions is highlighting front-end design kits for a complete PCIe clocking subsystem, which integrates the oscillator, PCIe class 100MHz reference clock generator with built-in Spread Spectrum Clock Generation (SSCG) and HCSL clock output buffer all into one macro. The Analog Bits clock PHY lowers Bill of Materials cost and saves power pins by sharing with the entire macro. In addition, this integrated approach inherently lowers power, improves jitter performance, and optimizes for noise rejection. As a result, the subsystem generates a superior 100MHz output clock which meets and exceeds PCIe Gen2, Gen3 and Gen4 SERDES requirements. The design is silicon-proven on TSMC’s industry leading 16nm FinFET Compact Technology (16FFC). The front-end design kits on TSMC’s 12nm FinFET Compact and 7nm FinFET process are immediately available for customer tape-out starts in early Q4, 2019.
WHAT: PCIe Gen2/Gen3/Gen4 compliant clock subsystem front-end design kits on TSMC’s logic process technologies from 22nm to 7nm
WHEN: April 23, 2019 (registration begins at 8:30am)
WHERE: 2019 TSMC Technology Symposium, Booth: 515, Santa Clara Convention Center, 5001 Great America Parkway, Santa Clara, CA 95054
Notice: The TSMC Technology Symposium is an invitation only event and all attendees should pre-register.
About Analog Bits:
Founded in 1995, Analog Bits, Inc. (www.analogbits.com ), is the leading supplier of mixed-signal IP with a reputation for easy and reliable integration into advanced SOCs. Products include precision clocking macros such as PLLs & DLLs, programmable interconnect solutions such as multi-protocol SERDES and programmable I/O’s, Sensors, as well as specialized memories such as high-speed SRAMs and TCAMs. With billions of IP cores fabricated in customer silicon, from 0.35-micron to 7-nm processes, Analog Bits has an outstanding heritage of "first-time-working” with foundries and IDMs.
|
Related News
- USB 3.0/ PCIe 3.0/ SATA 3.0 Combo PHY IP in 12nm, 16nm and 22nm process nodes with simple integration and flexible customization is ready for immediate licencing for your advanced SoC design
- Analog Bits Showcases Silicon of Analog and Mixed Signal IP Products on TSMC N7 Process Targeting Automotive Grade with Split Corner Lots and PVT Characterization Results Available
- Analog Bits and GLOBALFOUNDRIES Deliver Differentiated Analog and Mixed Signal IP for High-Performance Mobile and Compute Applications
- PCIe Gen5 & PCIe Gen4 Phy IP available in TSMC 12FFC
- Analog Bits to Present Papers on Wafer-Scale Sensors and PCIe Clock Systems at TSMC 2020 Open Innovation Platform Ecosystem Forums
Breaking News
- EXTOLL collaborates with BeammWave and GlobalFoundries as a Key SerDes IP Partner for Lowest Power High-Speed ASIC
- Celestial AI Announces Appointment of Semiconductor Industry Icon Lip-Bu Tan to Board of Directors
- intoPIX and EvertzAV Strengthen IPMX AV-over-IP Interoperability with Groundbreaking JPEG XS TDC Compression Capabilities at ISE 2025
- TeraSignal Demonstrates Interoperability with Synopsys 112G Ethernet PHY IP for High-Speed Linear Optics Connectivity
- Quadric Opens Subsidiary in Japan with Industry Veteran Jan Goodsell as President
Most Popular
- Certus releases radiation-hardened I/O Library in GlobalFoundries 12nm LP/LP+
- 创飞芯宣布其反熔丝一次性可编程(OTP)技术在90nm BCD 工艺上实现量产
- Alphawave Semi to Showcase Innovations and Lead Expert Panels on 224G, 128G PCIe 7.0, 32G UCIe, HBM 4, and Advanced Packaging Techniques at DesignCon 2025
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Mixel Announces the Opening of New Branch in Da Nang, Vietnam
E-mail This Article | Printer-Friendly Page |