Synopsys Achieves More Than 250 Design Wins with DesignWare IP on TSMC 7nm FinFET Process
Proven Interface, Analog, and Foundation IP Has Enabled Customer Silicon Successes Across a Range of Applications
MOUNTAIN VIEW, Calif., April 23, 2019 -- Synopsys, Inc. (Nasdaq: SNPS) today announced that its DesignWare® Logic Library, Embedded Memory, Interface and Analog IP on TSMC's 7-nanometer (nm) process technology has achieved more than 250 design wins. Close to 30 leading semiconductor companies have selected Synopsys' 7nm DesignWare IP portfolio to deliver their high-performance, low-power system-on-chips (SoCs) for a range of applications including mobile, cloud computing, and automotive. By achieving broad adoption of its DesignWare IP with multiple customer silicon successes, Synopsys enables designers to integrate the IP with confidence and significantly lower SoC integration risk.
"TSMC's close collaboration with Synopsys through many process generations underscores our mutual commitment to providing designers with IP that helps them solve critical design challenges and quickly ramp to volume production," said Suk Lee, senior director, Design Infrastructure Management Division at TSMC. "As an experienced ecosystem partner of TSMC, Synopsys continues to be in the forefront of providing IP solutions that address the performance, power, and area requirements of SoCs implemented on TSMC's industry-leading 7-nanometer process targeting AI, automotive, and cloud applications."
"To meet today's demands of AI workloads, video streaming, and other data-intensive operations in the cloud and on the edge, designers are relying on Synopsys for proven IP solutions in the most advanced, high-performance FinFET processes," said John Koeter, vice president of marketing for IP at Synopsys. "The silicon-proven DesignWare IP on TSMC's 7-nanometer process has been extensively validated through broad customer adoption and enables designers to quickly deliver differentiated products with less risk for faster time-to-market."
Availability and Resources
The DesignWare IP portfolio on TSMC 7nm and 7nm Plus processes are available now.
About DesignWare IP
Synopsys is a leading provider of high-quality, silicon-proven IP solutions for SoC designs. The broad DesignWare IP portfolio includes logic libraries, embedded memories, embedded test, analog IP, wired and wireless interface IP, security IP, embedded processors and subsystems. To accelerate prototyping, software development and integration of IP into SoCs, Synopsys' IP Accelerated initiative offers IP prototyping kits, IP software development kits and IP subsystems. Synopsys' extensive investment in IP quality, comprehensive technical support and robust IP development methodology enable designers to reduce integration risk and accelerate time-to-market. For more information on DesignWare IP, visit http://www.synopsys.com/designware.
About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.
|
Synopsys, Inc. Hot IP
Synopsys, Inc. Hot Verification IP
Related News
- Synopsys DesignWare IP Achieves Broad Industry Adoption with Multiple First-Pass Customer Silicon Successes on TSMC's N5 Process
- Synopsys and TSMC Collaborate to Develop Portfolio of DesignWare IP for TSMC 5nm FinFET Plus (N5P) Process
- Synopsys and TSMC Collaborate to Develop Portfolio of DesignWare IP for TSMC N7+ FinFET Process
- Cadence Achieves EDA Certification for TSMC 5nm and 7nm+ FinFET Process Technologies to Facilitate Mobile and HPC Design Creation
- Synopsys Successfully Tapes Out Broad IP Portfolio for TSMC 7-nm FinFET Process
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |