TSMC Steps Through 7, 6, 5, Moore
Moore’s law countdown delivers process, package advances
By Rick Merritt, EETimes
April 24, 2019
SANTA CLARA, Calif. — TSMC added an N5P process and more details on advanced packages to its roadmap for squeezing advances from silicon at an annual event here.
At the bleeding edge, picking a path forward among expanding 7, 7+, 6, 5, and 5+ options is increasingly complex. “The good news is we continue to see scaling for the foreseeable future,” Yuh-Jier Mii, a senior vice president for technology development for TSMC, told an audience of about 2,000 attendees.
Even chief executive C.C. Wei cracked a joke over TSMC’s news last week of a 6-nm option that will start risk production a year after its previously announced 5-nm node. “I had to ask my R&D people what their thinking was — was that for fun?” he quipped in a keynote. “Next time, you won’t be surprised if I release an N5.5.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related News
- TSMC Announces the Opening of Advanced Backend Fab 6, Marking a Milestone in the Expansion of 3DFabric™ System Integration Technology
- Intel Launches Agilex 7 FPGAs with R-Tile, First FPGA with PCIe 5.0 and CXL Capabilities
- TSMC and GLOBALFOUNDRIES Announce Resolution of Global Disputes Through Broad Global Patent Cross-License
- TSMC Tips 7+, 12, 22nm Nodes
- iPhone 7 Sports Intel, TSMC
Breaking News
- Vector Informatik and Synopsys Announce Strategic Collaboration to Advance Software-Defined Vehicle Development
- Allegro DVT Launches its First AI-Based Neural Video Processing IP
- Weebit Nano fully qualifies ReRAM module to AEC-Q100 for automotive applications
- Rambus Enhances Data Center and AI Protection with Next-Gen CryptoManager Security IP Solutions
- Crypto Quantique demonstrating device security platform that accelerates CRA-compliant development
Most Popular
- Axelera AI Secures up to €61.6 Million Grant to Develop Scalable AI Chiplet for High-Performance Computing
- Arm vs. Qualcomm: The Legal Tussle Continues
- Baya Systems Revolutionizes AI Scale-Up and Scale-Out with NeuraScale™ Fabric
- Synopsys Introduces Virtualizer Native Execution on Arm Hardware to Accelerate Software-defined Product Development
- Imagination GPU Powers Renesas R-Car Gen 5 SoC