OPENEDGES NoC (Network on Chip) Interconnect IP & DDR Controller licensed by ASICLAND
May 6, 2019 -- OPENEDGES Technology, Inc., the world’s leading supplier of Memory Subsystem IP including Network On-Chip (NoC) and DDR Controller today announced that ASICLAND has licensed OICTM NoC Interconnect IP and OMCTM DDR Controller IP for artificial intelligence, data center, automotive & other applications.
ASICLAND is a leading design services company who provides a wide range of advanced SoC/ASIC design from spec-in services to back-end design. ASICLAND -provides a system-optimized customer SoC platform to deliver time-to-market solutions. OPENEDGES Industry best NoC and DDR Controller IP, enables ASICLAND to build front-end RTL design more stable and faster.
OPENEDGES’ ORBITTM high throughput Memory Subsystem IP consists of Network-on-Chip Interconnect (OICTM) and DDR Memory Controller (OMCTM). The Network-on-Chip Interconnect (OICTM) and DDR Memory Controller (OMCTM) are tightly coupled such that they enable large feedback control loops within the SoC’s entire memory subsystem. This combined memory subsystem IP brings specific synergy in terms of QoS, performance, bandwidth and latency.
After using OPENEDGES’ Memory Subsystem IP, average & peak latencies have been decreased by almost half with highly effective quality-of-service management (ActiveQoSTM) technology and the operating frequency of the backbone has almost doubled with the HyperPathTM technology, leading to 1/2x the area and, more importantly, lower power consumption.
‘OPENEDGES’ NoC Interconnect and DDR Controller IP are being used in many diverse applications enabling very high DRAM bandwidth utilization with out of order scheduling algorithm. We plan to integrate many different IPs on our SoC platforms for comprehensive applications. The most important considerations in our SoC platform are time to market and stability. OPENEDGES Memory Subsystem IP enables us to accelerate this SoC development process with lowest risk’ said James Lee, CEO of ASICLAND.
OPENEDGES is the only IP company providing both the DDR controller (OMCTM) and the Network-on-Chip (OICTM). OPENEDGES' ORBITTM memory subsystem IP has tightly coupled DDR controller and Network-on-Chip interconnect and, together, they enable more intelligent transaction scheduling that considers both the bandwidth and latency requirements of memory access requests by utilizing its coverage of the SoC’s entire memory subsystem.
OPENEDGES also provides AI accelerator IP (ENLIGHTTM), which is also tightly integrated with the memory subsystem IP.
About OPENEDGES
OPENEDGES is a semiconductor IP provider for smart computing that is empowering the Internet of Smart Things. Committed to democratizing artificial intelligence technology at edge devices, OPENEDGES delivers IPs in two key technology areas of smart computing; highly efficient Artificial Intelligence Acceleration and high-performance Memory Subsystem(s). Via the synergy of these two technologies, OPENEDGES offers the sorely needed boost in performance, efficiency and reliability for Internet of Smart Things. ORBITTM DDR memory controller IP currently supports DDR3, DDR4, LPDDR3, LPDDR4 and LPDDR4x and support of LPDDR5, DDR5, GDDR6 and HBM2 will be available soon. More information about OPENEDGES technology can be found at www.openedges.com
About ASICLAND
ASICLAND Co.,Ltd. is a global leading semiconductor design services company for a wide range of applications such as AI, Block Chain, IoT, Data Center & others. ASICLAND combines its best-in-industry engineers, IP partners technologies, packaging, manufacturing and test capability for time to market design services and has completed a significant number of cutting-edges SoC/ASIC designs. The company is also an ARM Approved Design Partner (ADP) and has strong technical relationships with key system and semiconductor customers. For more information about ASICLAND, please visit www.asicland.com
|
Related News
- OPENEDGES Network-on-Chip Interconnect IP and DDR Controller Licensed for GCT Semiconductor LTE Category 19 Chip
- OPENEDGES' Memory Subsystem IP - DDR Controller & NoC interconnect licensed for high end 4K multimedia SoC
- OPENEDGES unveils world-first Memory Subsystem IP solution coupling Network-on-Chip (NoC) interconnect with DDR memory controller
- OPENEDGES Technology Achieves ISO 26262 ASIL-B Certification
- OPENEDGES' 12nm LPDDR5/4 Memory Subsystem IP that Drives Innovation Licensed by ASICLAND
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |