NVM OTP NeoBit in Maxchip (180nm, 160nm, 150nm, 110nm, 90nm, 80nm)
ClioSoft and Silvaco Collaborate to Integrate ClioSoft's SOS Design Data Management Platform with Silvaco's Analog Custom Design Tools
SoC design management platform offers analog/mixed-signal design teams seamless revision and release management of design data from within Gateway and Expert CAD tools
FREMONT and SANTA CLARA - May 20, 2019 - ClioSoft and Silvaco today announced SOS for Silvaco, a SoC design management platform developed by ClioSoft, Inc. in collaboration with Silvaco, Inc. The solution involves integration of ClioSoft’s flagship SOS7 design management platform, into Silvaco’s Analog Custom Design tool flow to provide design management and multi-site team collaboration support for designers who use Silvaco’s Analog IC tool suite to develop analog and mixed-signal designs for process nodes down to 5nm.
ClioSoft's SOS7 design management platform for Silvaco Gateway and Expert tools provides analog/mixed-signal designers a seamless, integrated design-management solution to improve design productivity. Users have an easy-to-use, intuitive interface for revision control and release management within the Silvaco tools to manage their schematics, layouts and other views. Designers can integrate SOS7 for Silvaco into any design flow without having to modify their existing design methodology.
“Silicon Creations provides world-class silicon intellectual property (IP) for precision and general-purpose timing (PLLs), low power, high-performance SerDes and high-speed differential I/Os,” said Brian Eplett, Director of Engineering at Silicon Creations. “Our designs have been integrated on more than 500 chips, in technologies ranging from 5nm to 180nm. We rely on a suite of Silvaco's products, including Gateway schematic editor and the Expert hierarchical IC layout editor. We have been using ClioSoft’s SOS7 design management platform on the cloud for the past few years. With integration into Silvaco’s Analog Custom Design tools Gateway and Expert, SOS7 enables us to securely manage our design with our team located in multiple sites around the world. The integration support we have received from ClioSoft and Silvaco is excellent and the support team is very knowledgeable and prompt in resolving issues.”
SOS7 for Silvaco features include:
- Integration with Silvaco Gateway and Expert for auto check-out and check-in
- Easy access to design management commands from the library navigator in the tools
- Data management operations for an entire design hierarchy
- Built for performance, scalability and data security
These and other features of SOS for Silvaco also minimize possible configuration errors, re-design iterations and makes design reuse more efficient.
“We are pleased to provide SOS7 design management platform for the Silvaco Analog IC tool suite for use by leading analog and mixed-signal design teams, such as Silicon Creations" said Srinath Anantharaman, founder and CEO of ClioSoft. “The integrated solution enables design teams to collaborate efficiently in a secure design environment when developing their IPs or SoCs either locally or across multiple design sites. It enables design teams to successfully tapeout their designs by mitigating the risk by sharing and using the correct version of the design data and IPs.”
“As analog and mixed-signal designs continue to grow in complexity, there is an increasing demand for an enterprise design data management for design teams to build and collaborate without risking productivity time,” said Fred Sendig, General Manager ACD Division at Silvaco. “Our collaboration with ClioSoft delivers a proven commercial SoC design management solution for analog and mixed-signal design teams using the Silvaco Analog IC tool suite.”
About ClioSoft
ClioSoft is the pioneer and leading developer of enterprise system-on-chip (SoC) design configuration and enterprise IP management solutions for the semiconductor industry. The company provides two unique platforms that enable IP design management and reuse. The SOS7 platform is the only design management solution for multi-site design collaboration for all types of designs – analog, digital, RF and mixed-signal and the designHUB platform provides a collaborative IP reuse ecosystem for enterprises. ClioSoft customers include the top 20 semiconductor companies worldwide. The company is headquartered in Fremont, CA with sales offices and distributors in the United States, United Kingdom, Europe, Israel, India, China, Taiwan, Korea and Japan. For more information visit www.cliosoft.com
About Silvaco, Inc.
Silvaco Inc. is a leading EDA tools and semiconductor IP provider used for process and device development for advanced semiconductors, power IC, display and memory design. For over 30 years, Silvaco has enabled its customers to develop next generation semiconductor products in the shortest time with reduced cost. We are a technology company outpacing the EDA industry by delivering innovative smart silicon solutions to meet the world’s ever-growing demand for mobile intelligent computing. The company is headquartered in Santa Clara, California and has a global presence with offices located in North America, Europe, Japan and Asia.
|
Related News
- Invionics Offers Industry's First Development Platform for Custom Analog and Mixed-Signal EDA Tools
- Cadence Digital, Signoff and Custom/Analog Tools Enabled on Samsung's 7LPP and 8LPP Process Technologies
- Cadence Digital and Custom/Analog Tools Achieve TSMC Certification for 16FF+ Process, Companies Collaborate on 10nm FinFET
- ON Semiconductor Standardizes on ClioSoft SOS Hardware Configuration Management Platform Enterprise-wide
- IC Manage Announces Global Design Data Management for Synopsys' Galaxy Custom Designer Solution
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |