Synopsys Delivers 100X Faster Formal Verification Closure for AI, Graphics, and Processor Designs
VC Formal Datapath Validation Application Enables Broad Market Adoption of HECTOR Technology
MOUNTAIN VIEW, Calif. -- May 23, 2019 -- Synopsys, Inc. (Nasdaq: SNPS) today introduced the Datapath Validation (DPV) app as part of its VC Formal® solution. The DPV app leverages proven HECTOR™ technology to deliver exhaustive formal verification closure on datapath-intensive designs during the design and verification cycle for broad market adoption. The app also delivers over 100X speed-up in formal verification between a reference C/C++ algorithm and RTL design implementation over conventional techniques of complex system-on-chip (SoC) designs, and enables exhaustive functional verification in situations previously deemed impractical.
"Our mission is to develop high-quality CPU, GPU, and system IP for mobile SoC applications, which requires a highly competitive feature set, excellent overall performance, and very low power consumption under extremely tight schedules," said Xiushan Feng, Formal Verification Lead for the GPU & CPU team at Samsung SARC and Advanced Computing Lab. "Formal verification of C/C++ algorithms provides exhaustive verification for our datapath-centric designs to efficiently discover corner-base bugs in minutes, where other techniques would have been impractical. VC Formal's HECTOR technology delivers best-in-class performance and quality of results, which enabled us to successfully reduce our simulation efforts and helped catch more than 30 RTL bugs in our designs."
Artificial intelligence (AI), graphics, and processor designs involve complex algorithmic functional blocks that are datapath heavy and require their behavior to be modeled in high-level languages such as C/C++. The implemented RTL for these designs needs to be subsequently verified for functional equivalence with the C/C++ model. The native integration of VC Formal with Synopsys' Verdi® automated debug system enables design and verification teams to easily leverage formal technologies and automate root cause analysis of formal results. Additionally, the native integration of VCS in VC Formal facilitates easy insertion of formal analysis into the existing verification environment.
The DPV app joins the growing portfolio of VC Formal apps, including Property Verification (FPV), Sequential Equivalence Checks (SEQ), Register Verification (FRV), Formal Coverage Analyzer (FCA), Connectivity Checking (CC), X-Propogation Checks (FXP), Formal Testbench Analyzer (FTA), Automatic Extraction of Properties (AEP), and Regression Mode Accelerator (RMA).
"There is an increase in datapath-intensive designs that require specialized datapath validation techniques to achieve faster verification closure," said Ajay Singh, senior vice president of Engineering in the Verification Group at Synopsys. "We have long collaborated with industry leaders to deliver comprehensive verification solutions for advanced SoCs. Our investment in datapath validation technology enables a faster path to verification closure and accelerate time-to-market."
Availability
The VC Formal Datapath Validation application is available now.
Additional Resources
For more information on VC Formal please visit:
- InFormal Chat blog: https://blogs.synopsys.com/informal-chat/
- VC Formal DPV webpage
About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.
|
Synopsys, Inc. Hot Verification IP
Related News
- STMicroelectronics Standardizes on Synopsys VC Formal for Faster Verification Closure of Leading Microcontroller Designs
- Siemens delivers AI- accelerated verification for analog, mixed-signal, RF, memory, library IP and 3D IC designs in Solido Simulation Suite
- Synopsys IC Compiler II Delivers First-Pass Silicon Success for Graphcore's Multi-Billion Gate AI Processor
- Synopsys' New Embedded Vision Processor IP Delivers Industry-Leading 35 TOPS Performance for Artificial Intelligence SoCs
- Synopsys Delivers 10X Performance in Formal Property Verification with Breakthrough Machine Learning Technology
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |