Thinci Deploys Full Cadence Verification Suite for AI Designs, Accelerating Project Schedule by Months
Best-in-class engines provide performance and capabilities required to achieve comprehensive verification of advanced machine learning and AI systems
SAN JOSE, Calif. -- May 23, 2019 -- Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that Thinci has deployed the full Cadence® Verification Suite to accelerate the design and verification of its machine learning and artificial intelligence (AI) system-on-chip (SoC) designs. The Cadence Verification Suite provides Thinci access to new technologies and methodologies to achieve faster verification and design closure, shortening the product development schedule by months while improving simulation speed.
“Our comprehensive machine learning and AI solutions integrate SoCs, platforms and software, which are powering the next generation of emerging compute devices,” said Ke Yin, Vice President of Engineering at Thinci. “We selected the Cadence Verification Suite because it enables us to confidently verify our innovative technology and bring our machine learning and AI products to market months earlier with superior quality.”
For more information on the Cadence Verification Suite, please visit www.cadence.com/go/cadenceverificationsuite.
The complexity of Thinci’s machine learning and AI designs created new verification challenges that required greater efficiencies. The Cadence Verification Suite, including the Xcelium™ Parallel Logic Simulation Platform, the Palladium® Z1 Enterprise Emulation Platform, and Protium™ S1 FPGA-Based Prototyping Platform, helped resolve these challenges and provided Thinci with the best verification throughput and increased performance across the fast engines, reducing cycle time for tests at all phases of development—from block, to SoC, to full system. Thinci also used the suite to perform seamless multi-layer verification and smart bug hunting, reaping the benefits of unified planning and management capabilities with multi-engine coverage, and formal apps to address specific design challenges, which together enabled faster development with higher quality.
Using the Cadence Verification Suite, Thinci’s engineers were able to reduce their IP and block-level regression times, while the incremental build technology allowed them to shorten turnaround time for the highly replicated designs needed for machine learning and AI systems. Additionally, the integrated flow offered by solutions within the Cadence Verification Suite allowed Thinci to expand its verification capabilities to hardware and software co-verification, which was needed to validate its SoCs, demonstrating readiness for end applications.
The Cadence Verification Suite is comprised of best-in-class core engines, verification fabric technologies and solutions that increase design quality across a wide variety of applications and vertical segments, providing the best verification throughput. The Cadence Verification Suite supports the Cadence System Design Enablement strategy, which enables system and semiconductor companies to create complete, differentiated end products more efficiently.
About Thinci
Thinci is developing ground-breaking products for the rapidly expanding Deep Learning, Artificial Intelligence and Ultra-Big-Data processing markets. Thinci’s next-generation hardware computing platforms based on its proprietary Graph Streaming Processor (GSP) architecture bring true task-parallel computing to the broad market. With focus on ultra-power-efficient computing and lowest-in-class latency, Thinci deep-learning systems (chips + systems + software) are being adopted across automotive, industrial and consumer markets. Thinci is backed by $85m in funding from strategic and venture investors including Denso, Daimler, Mirai Creation Fund, GGV Capital, Magna, SG Innovate, Wavemaker Partners, and Temasek. Thinci is based in El Dorado Hills, CA with offices in Campbell, CA, Hyderabad, India, and the UK.
About Cadence
Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence® software, hardware and semiconductor IP are used by customers to deliver products to market faster. The company’s System Design Enablement strategy helps customers develop differentiated products—from chips to boards to systems—in mobile, consumer, cloud datacenter, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine's 100 Best Companies to Work For. Learn more at www.cadence.com.
|
Cadence Hot IP
Related News
- Siemens delivers AI- accelerated verification for analog, mixed-signal, RF, memory, library IP and 3D IC designs in Solido Simulation Suite
- DB GlobalChip Deploys Cadence's Spectre FX and AMS Designer, Accelerating IP Verification by 2X
- Cadence to Optimize Digital Full Flow and Verification Suite for Arm Cortex-A78 and Cortex-X1 CPU Mobile Device Development
- Cadence Full-Flow Digital and Signoff Tools and Verification Suite Provide Optimal Results for 7nm Arm Cortex-A76 CPU Designs
- New Cadence Xcelium Apps Accelerate Simulation-Based Verification for Automotive, Mobile and Hyperscale Designs
Breaking News
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- YorChip announces patent-pending Universal PHY for Open Chiplets
- PQShield announces participation in NEDO program to implement post-quantum cryptography across Japan
Most Popular
- Qualitas Semiconductor Signs IP Licensing Agreement with Edge AI Leader Ambarella
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura's Cyberthreat Intelligence Tool
- Altera Launches New Partner Program to Accelerate FPGA Solutions Development
- Alchip Opens 3DIC ASIC Design Services
- Electronic System Design Industry Posts $5.1 Billion in Revenue in Q3 2024, ESD Alliance Reports
E-mail This Article | Printer-Friendly Page |