0-In Welcomes Mentor Graphics to its Check-In Partner Program
Collaboration Will Allow Designers to Use 0-In's Assertions with Mentor Graphics' Hardware Verification Products
SAN JOSE, Calif. - January 13, 2003 - Today, 0-In Design Automation, the Assertion-Based Verification Company, announced the addition of Mentor Graphics (Nasdaq: MENT) to the 0-In Check-In Partner Program.
The 0-In Check-In Partner Program will provide customers of 0-In and Mentor Graphics the ability to use 0-In assertions across Mentor Emulation Division's accelerated simulation and emulation products.
"Design teams require a comprehensive ABV methodology that supports a common set of assertions across all tools in their verification flows," said Emil Girczyc, president and CEO at 0-In Design Automation. "The 0-In Check-In Partner Program provides design teams with solutions that improve verification productivity, which translates into lower costs and faster time to market. Working with Mentor Graphics, we are expanding the ability of IC designers to assemble best-in-class hardware verification tools for their design flows."
The 0-In ABV methodology enables customers to use the same assertions across their entire verification environment, including tools for simulation, formal verification, hardware acceleration and emulation.
"Our customers have requested an assertion solution that enables them to keep pace with today's increasing design complexities," explained Eric Selosse, vice president and general manager, Mentor Emulation Division. "Using the Mentor Graphics emulation products with the 0-In ABV suite, design teams can achieve greater design confidence in system level test environments."
About Mentor Graphics
Mentor Graphics Corporation (Nasdaq: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world's most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of about $600 million and employs approximately 3,700 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777; Silicon Valley headquarters are located at 1001 Ridder Park Drive, San Jose, California 95131-2314. World Wide Web site: www.mentor.com.
About 0-In
0-In Design Automation, Inc. (pronounced "zero-in") develops and supports functional verification products that help verify multi-million gate application-specific integrated circuit (ASIC) and system-on-chip (SoC) designs. Twelve of the 15 largest electronics companies have adopted 0-In tools and methodologies in their integrated circuit (IC) design verification flows. 0-In was founded in 1996 and is based in San Jose, Calif. For more information, see http://www.0-in.com.
0-In® and CheckerWare® are registered trademarks of 0-In Design Automation, Inc.
|
Related News
- Momentum Builds for Assertion-Based Verification: 0-In Welcomes Averant and Bridges2Silicon as Check-In Partners
- Mentor Graphics Delivers Enhanced 0-In Clock Domain Crossing and Formal Verification Technology
- Renesas Technology Integrates Mentor Graphics 0-In Assertion Synthesis for Assertion Based Verification Flow
- Mentor Graphics Enters Into Agreement to Acquire 0-In Design Automation
- Mentor Graphics Releases 0-In CDC Version 3.0 to Support Verification Needs of Larger, More Complex Designs
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |