OpenHW Group created and announces CORE-V family of open-source cores for use in high volume production SoCs
Rick O’Connor, former Executive Director of the RISC-V Foundation, leads organization for collaboration, ecosystem development and open-source processor cores
Ottawa, Canada and Zurich, Switzerland -- June 6, 2019 -- A new not-for-profit global organization aims to boost the adoption of open-source processors by providing a platform for collaboration, creating a focal point for ecosystem development, and offering open-source IP for processor cores.
Ad |
Compact Implementation of the RISC-V RV32IMC ISA RISC-V Processor - RV12 - 32/64 bit, Single Core CPU |
Headed by Founder and CEO, Rick O’Connor, the OpenHW Group has already recruited 13 sponsor organizations and expects this to grow to 25 by the end of 2019. OpenHW Group is a member of the RISC-V Foundation of which O’Connor was Executive Director until May this year, and has entered into a strategic partnership with the Eclipse Foundation, a global community for open-source software collaboration and innovation.
Inaugural OpenHW sponsors include Alibaba, Bluespec, CMC Microsystems, Embecosm, ETH Zurich (University), GreenWaves, Imperas, Metrics, Mythic AI, NXP, Onespin, Silicon Labs and Thales.
The OpenHW Group will serve developers of processor cores and hardware and software engineers who design SoCs. The advent of open ISAs such as RISC-V has encouraged organizations throughout the world to take a fresh look at open-source processor development. For these organizations, the OpenHW Group aims to drive greater awareness, understanding and availability of open-source processor implementations.
O’Connor explains, “If you design or are looking for open-source processor IP, OpenHW Group is an organization for collaborating with like-minded engineers. If you’re an SoC designer, you don’t have to design from scratch; we will help you accelerate your design process by supplying you with a growing range of proven processor IP options, all available within an expanding, high-quality ecosystem. For example, for RISC-V-based processors, we’re introducing the CORE-V family of cores, which supports system-on-chip (SoC) hardware and software designers with a quality and manufacturability assurance when adopting RISC-V processor core IP.”
Rob Oshana, Chairman of the Board, OpenHW Group and VP Software Engineering, NXP said, “The electronics industry is embracing open-source processor technologies at an unprecedented rate. At NXP we believe there’s a need to create a deep ecosystem to support adoption of the RISC-V ISA. This includes various components - middleware, stacks and tools - all aligned to move the architecture forward. I’m pleased to serve as Chairman of the OpenHW Group board to help realise this goal.”
Sponsor and partner testimonials (https://www.openhwgroup.org/#testimonials):
Alessandro Piovaccari, Board Director OpenHW Group and CTO of Silicon Labs
“Within the next few years, most of the billions of SoCs in our smart, connected world will contain many specialized cores to address various tasks from subsystems supervision, to security and machine learning. I’m delighted to join the board of the OpenHW Group because I believe the CORE-V Family of open-source RISC-V cores will be vital in providing robust and accessible processors to address this need, which will ultimately help accelerate innovation in the IoT.”
Xiaoning Qi, Ph.D., Board Director OpenHW Group and VP of Alibaba Group
“Alibaba Group values open innovation that drives the internet technology forward. I am honoured to join the board of the OpenHW Group and support the development of open-source processor technology driving IoT, AI, ML and server platforms.”
Charlie Hauck, Board Director OpenHW Group and CEO, Bluespec
“Bluespec is dedicated to making RISC-V safe and easy to use. We’re excited to see the growing adoption of RISC-V open-source processors and the new age of innovation that will enable. We look forward to contributing our expertise to the board of the OpenHW Group, whose aims we fully endorse.”
Luca Benini, Professor and Chair of Digital Circuits & Systems, ETH Zurich
“In today’s semiconductor industry, collaboration is crucial to rapid innovation. For ETH Zurich and University of Bologna, and the continuing development of our PULP Platform, the OpenHW Group will provide an invaluable forum for accelerating our research and innovation activities. Hence, we are extremely proud to contribute the cores from our PULP Platform into the OpenHW Group family of Core-V cores.”
Calista Redmond, CEO RISC-V Foundation “
As we continue to cultivate the RISC-V community, we are excited to welcome organizations like OpenHW group as a forum for ongoing innovation and collaboration serving the many stakeholders in the RISC-V revolution.”
Dave Patterson, UC Berkeley Professor, Turing Laureate, & Vice-Chair RISC-V Foundation
“As a passionate believer in open innovation, I’m delighted to see Rick leverage his successful experience with the RISC-V Foundation to lead the OpenHW Group, which will benefit the whole semiconductor industry by making open-source processor technology more accessible to a wider audience.”
Mike Milinkovich, Executive Director of the Eclipse Foundation
"The Eclipse Foundation has been at the forefront of community-based open source software development for many years.We are pleased to provide our guidance and expertise for the launch of the OpenHW Group and for the ongoing development of open source processor cores and related subsystem IP, tools, and software."
Philipp Wagner, Director at the FOSSi Foundation
"The FOSSi Foundation welcomes the OpenHW Group to the Free and Open Source Silicon ecosystem. Their sustained development the CORE-V Family of open-source RISC-V cores will be of great benefit to the community. We applaud their efforts to explore an open and meritocracy-based contribution model for free/open silicon, enabling individuals to work as equals together with companies for the good of the whole ecosystem."
About the OpenHW Group
OpenHW Group is a not-for-profit, global organization driven by its members and individual contributors where hardware and software designers collaborate in the development of open-source cores, related IP, tools and software such as the CORE-V Family of cores. OpenHW provides an infrastructure for hosting high quality open-source HW developments in line with industry best practices.
CORE-V is a series of RISC-V based open-source cores with associated processor subsystem IP, tools and software for electronic system designers. The CORE-V family provides quality core IP in line with industry best practices. The IP is available in both silicon and FPGA optimized implementations. These cores can be used to facilitate rapid design innovation and ensure effective manufacturability of high-volume production SoCs.
Website: OpenHWGroup.org
|
Related News
- OpenHW Group Announces Tape Out of RISC-V-based CORE-V MCU Development Kit for IoT Built with Open-Source Hardware & Software
- OpenHW Group Announces RISC-V-based CORE-V MCU Development Kit for IoT Built with Open-Source Hardware & Software
- AMIQ EDA Joins OpenHW Group and Contributes Linting Capabilities for CORE-V Open-Source RISC-V Cores and Testbenches
- OneSpin Contributes to the OpenHW Ecosystem to Achieve Processor Integrity for the CORE-V CVE4 Open-Source RISC-V Cores
- OneSpin Contributes to the OpenHW Ecosystem to Achieve Processor Integrity for the CORE-V CVE4 Open-Source RISC-V Cores
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |