Space Codesign Systems Announces Support of Zynq UltraScale+ MPSoC
SpaceStudio FPGA-MPSoC development environment supports Xilinx Zynq UltraScale+ MPSoC.
MONTREAL -- June 10, 2019 -- Space Codesign Systems, a leading provider of an end-to-end automated solution from high-level application specification to physical board compilation, announces full system compilation for Xilinx Zynq UltraScale+ MPSoC. The new version of Space Codesign’s tool enables system designers to prototype on the whole range of the Zynq family.
The new generation of MPSoC integrates even more processing units. “There is an ARM A53, R5 and an FPGA fabric, the partitioning between hardware and software is even more difficult,” says Dr. Guy Bois, founder and president of Space Codesign Systems. “Our solution solves exactly this problem: finding the bottleneck in the application and optimizing the application with the right partitioning.”
SpaceStudio V3.3 provides a simulation environment to validate and predict performance of early-designed applications for MPSoC. SpaceStudio integrates monitoring and profiling capabilities to find the bottleneck, in terms of computation and calculation, in the application.
To learn how our unique design flow can target Xilinx UltraScale+ MPSoC, access our website and read more about the SpaceStudio solution or contact us directly about a specific inquiry.
About Space Codesign Systems
Space Codesign Systems Inc. is a technology transfer spin-out from Polytechnic Montreal, located in Montreal, Canada and Paris, France.
Space Codesign Systems is a software publisher whose flagship product, SpaceStudio, is a development environment for designers that eases the design flow of advanced algorithms targeting FPGA technology without the inherent complexity of FPGA. SpaceStudio covers the algorithm creation phase, algorithm and architecture optimization phase, and full system compilation for Xilinx and Intel FPGA.
|
Related News
- Enea Adds Support for Xilinx Zynq UltraScale+ MPSoC Devices
- Zynq® UltraScale+™ MPSoC FPGA: REFLEX CES adds a new FPGA version to its Zeus Zynq® UltraScale+™ MPSoC System-on-module
- Subaru Selects Xilinx to Power New-Generation EyeSight System
- Xilinx Powers Baidu's Production-Ready ACU-Advanced Platform for Automated Valet Parking
- Xilinx Announces the World's Highest Performance Adaptive Devices for Advanced ADAS and AD Applications
Breaking News
- Digital Core Design Unveils DPSI5 - The Next-Generation IP Core for PSI5 Communication
- Movellus and RTX's SEAKR Engineering Collaborate on Advancing Mission-Critical ASICs
- Village Island Enhances its AI100 with intoPIX's JPEG XS Technology for Advanced Real-Time Analysis
- QuickLogic Announces $1.4 Million Incremental Funding Modification for its Strategic Radiation Hardened Program
- Silicon-Proven MIPI CSI-2 & DSI-2 Tx/Rx IP Cores for your Camera & Display SoCs
Most Popular
- Intel brings 3nm production to Europe in 2025
- Qualcomm initiates global anti-trust complaint about Arm
- VeriSilicon introduces AcuityPercept: an AI-powered automatic ISP tuning system
- RISC-V in Space Workshop 2025 in Gothenburg
- X-FAB, SMART Photonics and Epiphany Design demonstrate InP-on-Silicon design flow for next-generation optical transceivers at OFC
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |