Process Detector (For DVFS and monitoring process variation), TSMC N7
Barcelona Accelerates IP Creation with New Op Amp Engine
Update: Barcelona has been bought by Synopsys
Picasso™ Class Building Block Engines added to Barcelona's IP Portfolio
Newark, Calif., January 14, 2003 - Barcelona Design Inc., the leading provider of synthesizable full-custom analog IP, today announced the release of a new IP product, the Picasso™ Class Building Block Engines. The first engine to be released in this class, the Picasso BOAS11-18 Op Amp Engine has been shipped to a leading consumer electronics provider in Japan, and is based on extensive silicon results of both standalone op amps and more complex components.
The Picasso BOAS11-18 Op Amp Engine works with the Prado™ Synthesis Platform to synthesize fully customized, tapeout-ready operational amplifiers, a key building block for all types of analog circuits including voltage regulators, phase-locked loops (PLLs) and data converters. With the ability to choose from ten different op amp topologies or architectures, chip designers can produce optimal designs in a matter of minutes rather than weeks.
The majority of analog design flows lack automation, leaving highly skilled designers to iterate manually towards a solution in several phases of the move from idea to implementation, thus resulting in delayed production cycles. Barcelona Design's synthesizable, full-custom analog circuit IP solutions enable digital and analog engineers to create optimized mixed-signal components and achieve dramatically faster design times.
"The Picasso Op Amp Engine is an important addition to our product portfolio. Barcelona is thrilled that yet another major electronics firm has chosen to adopt our IP technology," said Peter Santos, vice president of Marketing and Business Development at Barcelona. "We are at the forefront of an important shift in our industry. Barcelona's customized analog IP solution eliminates the need for painstaking, time-intensive iterations and allows designers a high-level of productivity, resulting in dramatically faster time to market."
The Picasso Op Amp Engine offers support for 0.18 µm CMOS processes. It provides a choice of ten different single-ended topologies targeted for low noise, high gain, and loop bandwidths approaching 1 GHz. Optimization objectives for this engine include power, unity gain bandwidth and area. The engine is well suited to use in applications such as DVDs, wireless phones & LANs, and ethernet-based systems.
The Picasso BOAS11 –18 Engine is compatible with all versions of Barcelona's Prado Synthesis Platform, and is currently available. For more information, contact Barcelona at 510-897-1800 or send an email to info@barcelonadesign.com.
About Barcelona Design, Inc.
Barcelona Design is the leading supplier of synthesizable full-custom analog circuits, offering unique semiconductor intellectual property complemented by powerful design technology. Barcelona was founded in 1999 by CTO Dr. Mar Hershenson and Stanford University professor Dr. Stephen Boyd as a result of their research on the application of convex optimization mathematics to analog circuit design. The firm's analog circuit solution enables electronics companies to implement complex intellectual property (IP) instances radically faster than ever before. The company has proven its technology with working silicon, and has demonstrated market acceptance of its innovative approach by winning key customers. Barcelona has secured financing from leading venture capitalists including, Crosslink Capital, Sequoia Capital and Foundation Capital. The firm is headquartered in Newark, CA. For more information please visit www.barcelonadesign.com.
|
Related News
- MicroEJ Accelerates the Creation of IoT Software for ARM Cortex-M and Cortex-A Processors
- Licensible IP core accelerates neural networks
- Altera Accelerates Performance of Suricata Network Security Monitoring Engine with Stratix V FPGAs and OpenCL
- Latest Synopsys Virtualizer Release Accelerates Creation and Deployment of VDKs for Software Development
- Enhanced Xilinx Real-Time Video Engine Accelerates Path to Production for Next Generation Video Processing Equipment
Breaking News
- Digital Core Design Unveils DPSI5 - The Next-Generation IP Core for PSI5 Communication
- Movellus and RTX's SEAKR Engineering Collaborate on Advancing Mission-Critical ASICs
- Village Island Enhances its AI100 with intoPIX's JPEG XS Technology for Advanced Real-Time Analysis
- QuickLogic Announces $1.4 Million Incremental Funding Modification for its Strategic Radiation Hardened Program
- Silicon-Proven MIPI CSI-2 & DSI-2 Tx/Rx IP Cores for your Camera & Display SoCs
Most Popular
- Intel brings 3nm production to Europe in 2025
- Qualcomm initiates global anti-trust complaint about Arm
- VeriSilicon introduces AcuityPercept: an AI-powered automatic ISP tuning system
- RISC-V in Space Workshop 2025 in Gothenburg
- X-FAB, SMART Photonics and Epiphany Design demonstrate InP-on-Silicon design flow for next-generation optical transceivers at OFC
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |