eMemory's NeoFuse Qualified on Winbond 25nm DRAM Process
Hsinchu, Taiwan -- June 25, 2019 –eMemory today announced that NeoFuse, its one-time programmable (OTP) non-volatile memory IP, has been qualified on Winbond 25nm DRAM process technology and ready for production.
eMemory’s NeoFuse is compatible with existing DRAM process and can be used for DRAM repair in both chip probing (CP) tests and final tests to achieve multi-time repairs, thus reducing the cost of laser trimming and repair setup time and facilitating manufacturing flow. The post-packaging chip repair capability also significantly improves yield and benefits for multi-chip packaging (MCP) products.
NeoFuse technology provides a wide range of VDD and VDDIO operations to make product design more flexible and save power. NeoFuse’s high programming yield—it requires only a single-shot-programming pulse—greatly reduces the complexity of operations and testing costs.
“eMemory’s eNVM solutions have been widely embedded in billions of chips for a variety of applications,” said Michael Ho, VP of Business Development at eMemory. “We are pleased to collaborate with Winbond, a leading global supplier of semiconductor memory solutions, to extend our NeoFuse technology on its 25nm DRAM process to enhance testing flexibility and efficiently offer DRAM products targeting a top-tier clientele and quality-oriented applications.”
The announcement is a crucial milestone for eMemory’s collaboration with Winbond. eMemory and Winbond are also working on the implementation of an NVM solution for next-generation DRAM processes, to be released in the near future.
About eMemory
eMemory (TPEX:3529) is a semiconductor IP provider specialized in embedded hard IP cores. As the world’s leading silicon IP provider, eMemory has delivered best-in-class IP designs to over 1,550 foundries, IDMs and fabless companies globally since its establishment in 2000. The company has received TSMC’s “Best IP Partner Award” since its inception in 2010.
As a global leader in the eNVM (embedded Non-volatile Memory) market, eMemory provides patented eNVM solutions with the industry’s most comprehensive process technology coverage. The company also pioneers in providing the security IP core based on silicon biometrics.
eMemory’s eNVM IP offerings include one-time programmable memories (NeoBit/NeoFuse) and multi-time programmable memories (NeoMTP/NeoFlash/NeoEE). NeoPUF is the company’s embedded root of trust technology for security application.
For more information about eMemory, please visit www.ememory.com.tw.
|
Related News
- eMemory's Security-Enhanced OTP IP Qualified on TSMC N6 Process
- eMemory's OTP IP Qualified on 22nm FD-SOI process
- eMemory's Security-Enhanced OTP Qualifies on TSMC N5A Process Specializing in High-Performance Automotive Chips
- eMemory's Security-Enhanced OTP Qualifies on TSMC N4P Process, Pushing Forward in High-Performance Leading Technology
- eMemory's Security-enhanced OTP Qualifies on TSMC N5 Process and Continues to Tackle Automotive Solutions
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |