Samsung Accelerates New Product Ramp for 7nm Technology Node Using Synopsys' Yield Explorer
Comprehensive Yield Learning Platform from Synopsys Enables Close Collaboration with Samsung and Its Fabless Customers During Production Ramp-up of New Products
MOUNTAIN VIEW, Calif. -- July 2, 2019 -- Synopsys, Inc. (Nasdaq: SNPS) today announced successful deployment of Synopsys' Yield Explorer® yield learning platform for fast ramp-up of new products on Samsung's advanced FinFET technology nodes. Using the secure data exchange mechanism in Yield Explorer, Samsung is able to share the data required for yield analysis, such as chip design, fab, and test, with its customers while maintaining the confidentiality of proprietary information from each party.
"Our customers expect us to provide fast and cost-effective manufacturing for their products so they can meet demanding market requirements," said JY Choi, vice president of the Foundry Design Technology Team at Samsung Electronics. "The secure collaboration model using Yield Explorer has greatly helped us to work efficiently with key customers to achieve target production yields quickly. We look forward to expanding this cooperation with Synopsys as we ramp up production on our 5-nanometer technology node."
"Yield analysis is a complex task which requires collaboration between teams from different organizations. The speed and accuracy of identifying yield limiters is critical to achieving cost-effective high-volume production," said Howard Ko, general manager of the Silicon Engineering Group at Synopsys. "We are excited to work with Samsung on deploying Yield Explorer to facilitate cooperation with their customers and accelerate new product ramp."
Synopsys' Yield Explorer is a comprehensive yield learning platform used by product and yield engineering teams to perform root cause analysis using data from various sources. These sources include:
- Product design data: layout, netlist, test diagnosis, static timing analysis
- Fab data: inspection, metrology, wafer acceptance test (WAT)
- Product test data: Bin, parametric, system-level test
The powerful analysis engine in Yield Explorer employs advanced machine learning and data visualization techniques to deliver high-quality results with a fast turnaround time.
Yield Explorer is available now and is in production use at major semiconductor foundries and fabless customers.
About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.
|
Synopsys, Inc. Hot IP
Synopsys, Inc. Hot Verification IP
Related News
- Synopsys Custom Design Platform Accelerates Robust Custom Design for Samsung Foundry's 7LPP Process Technology
- Synopsys IC Compiler II Certified for TSMC's Advanced 7-nm FinFET Plus Node
- Synopsys Advances Test and Yield Analysis Solution for 7-nm Process Node
- Synopsys Announces Adoption of its TetraMAX ATPG and Yield Explorer Tools by STMicroelectronics as Essential Enablers of Rapid Yield Ramp
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Breaking News
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- YorChip announces patent-pending Universal PHY for Open Chiplets
- PQShield announces participation in NEDO program to implement post-quantum cryptography across Japan
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Altera Launches New Partner Program to Accelerate FPGA Solutions Development
- Electronic System Design Industry Posts $5.1 Billion in Revenue in Q3 2024, ESD Alliance Reports
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- YorChip announces patent-pending Universal PHY for Open Chiplets
E-mail This Article | Printer-Friendly Page |