Ultra low-power crystal-based 32 kHz oscillator designed in TSMC 22ULL
AGIC Tape Out First Silicon at 14nm FinFET Technology
AGIC C-Fuse OTP has been taped out on the foundry’s 14nm technology platform on June 20th. In addition, AGIC will have a bunch of tape out events from 180nm to 22nm platform in Tier 1 foundries later 2019.
July 4th, 2019 — AGI Corporation (AGIC), a leading-edged non-volatile memory (NVM) IP provider, today announced the first tape-out of its C-Fuse OTP on 14-nanometer FinFET process technology.
Comparing to 28/22nm process technology, 14nm FinFET technology offers 50~55% higher speeds and consumes 50~60% less power at the same speed. The features of superior performance and the advantage of power consumption make 14nm FinFET a must-to-port process for automotive electronic, next generation high-end mobile computing and to benefit the using of IoT sensors for real-time monitoring.
As IC reliability and security have become extremely important, the existing one-time programmable memory solutions shall add more supplements to reduce the serious side effects, such as data retention in floating gate OTP or high defect rate occurred in anti-fuse OTP. C-Fuse logic-compatible OTP is given birth through the fundamental theories and delivers the industry’s smallest footprint and lowest power Logic NVM IP solution.
C-Fuse technology, based on AGIC Particle Momentum, enables a wide range of applications for its “power-efficient” and “high temperature tolerated.” To accommodate the rapidly shifting IoT market, C-Fuse is tailored for automotive, AIoT era, and edge computing solutions especially in advance nodes.
In collaboration with one of the most advanced pure play wafer foundries, AGIC C-Fuse OTP has been taped out on the foundry’s 14nm technology platform on June 20th. In addition, AGIC will have a bunch of tape out events from 180nm to 22nm platform in Tier 1 foundries later 2019.
Welcome to visit our office and have more detail discussion if you are interested to know more detail about AGIC technology
About AGIC Technology:
- Smaller area to lower the cost for silicon wafer.
- No charge pump (CP) required.
- Field programmability during system development.
- Density supports a widely range from 8K to 4M bits.
- Low voltage/current PGM and read.
- High-Temp Immunity (>650°C~1000°C) and high reliability from -55°C to 175°C.
- Supporting BCD/BJT/DRAM/Flash/CDMOS/MS and HV processes for analog, power and LCD/OLED/Touch Panel applications.
- Portable across all Nodes, from 350nm to 5nm and beyond.
- Require very lower power consumption.
- High security and difficult-to-reverse engineer.
Artificial General Intelligence Cosmos IP total solution
Welcome to visit our website www.agicip.com and contact with us Sales@agicip.com for more detail presentation and discussion.
|
Related News
- Dolphin Design announces the successful launch of its first silicon tape out in 12nm FinFet
- ARM and Cadence Tape Out First 14nm FinFET Test Chip Targeting Samsung Process
- Successful tape out of Chip Interfaces' JESD204D IP by a tier 1 semiconductor company
- GUC Tapes Out Complex 3D Stacked Die Design on Advanced FinFET Node Using Cadence Integrity 3D-IC Platform
- OpenHW Group Announces Tape Out of RISC-V-based CORE-V MCU Development Kit for IoT Built with Open-Source Hardware & Software
Breaking News
- EXTOLL collaborates with BeammWave and GlobalFoundries as a Key SerDes IP Partner for Lowest Power High-Speed ASIC
- Celestial AI Announces Appointment of Semiconductor Industry Icon Lip-Bu Tan to Board of Directors
- intoPIX and EvertzAV Strengthen IPMX AV-over-IP Interoperability with Groundbreaking JPEG XS TDC Compression Capabilities at ISE 2025
- TeraSignal Demonstrates Interoperability with Synopsys 112G Ethernet PHY IP for High-Speed Linear Optics Connectivity
- Quadric Opens Subsidiary in Japan with Industry Veteran Jan Goodsell as President
Most Popular
- Certus releases radiation-hardened I/O Library in GlobalFoundries 12nm LP/LP+
- Mixel Announces the Opening of New Branch in Da Nang, Vietnam
- intoPIX and Nextera-Adeas Announce Latest IPMX Demo Design with JPEG XS on Compact FPGAs at ISE 2025
- EXTOLL collaborates with BeammWave and GlobalFoundries as a Key SerDes IP Partner for Lowest Power High-Speed ASIC
- Codasip and RED Semiconductor Sign Memorandum of Understanding to Develop AI Acceleration Technologies
E-mail This Article | Printer-Friendly Page |