PCIe a Battlefield for Intel, Rivals
By Kevin Krewell, Tirias Research
EETimes (July 17, 2019)
A veteran analyst surveys the landscape of competing positions Intel, IBM, Nvidia, Xilinx and others have staked out on top of the fast-moving PCI Express (PCIe).
PCIe Generation 4 is just beginning to hit the market in processors and GPUs, yet many companies are already anticipating PCIe Gen 5 within a couple of years and the specification for PCIe Gen 6 is in development. Amazingly enough, the PCI Special Interest Group (SIG) has set its goal to double data throughput in each of these generations, even as the industry pushes the limits of board and packaging technology. This is not an easy goal to achieve, but there's enough commitment and optimism by the PCI SIG members to maintain this pace.
The SIG announced PCIe 4.0 official compliance testing will be available this August. The PCIe Gen 4 spec supports 16 giga-transfers per second (GT/s) and the forthcoming Gen 5 doubles that to 32GT/s (using NRZ encoding). With PCIe Gen 6, the group plans to double the rate again to 64 GT/s per lane. To get to that speed, the committee chose to adopt the proven PAM4 signaling from the telecommunications industry for 56Gbits/s interfaces.
E-mail This Article | Printer-Friendly Page |
Related News
- China's Intel, AMD Ban Helps Local Rivals, Analysts Say
- Synopsys Demonstrates Industry's First Interoperability of PCI Express 6.0 IP with Intel's PCIe 6.0 Test Chip
- Intel Launches Agilex 7 FPGAs with R-Tile, First FPGA with PCIe 5.0 and CXL Capabilities
- Atomic Rules introduces the world's highest performance PCIe host interface for Intel Agilex F-Series FPGAs
- Intel, rivals gird for IC manufacturing showdown
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards