ICE-IP-338 High-speed XTS-GCM Multi Stream Inline Cipher Engine
SCALINX new ASIC design center in SOPHIA-ANTIPOLIS, France
July 29, 2019 – To support its fast growth, SCALINX opened this month, in addition to its ASIC design centers in Paris and Caen, the third one in Sophia-Antipolis, France, offering services for custom designed Integrated Circuits.
“We are very excited to be opening our third ASIC design center, which has a highly educated team with tremendous IC design expertise, here in Sophia-Antipolis France” said Hussein Fakhoury, CEO of SCALINX. “Initially, this dynamic design team will consist of 5 engineers expecting rapid growth as we continue supplying application specific ICs to our customers, applying innovative art of signal conversion.”
The new design center in Sophia-Antipolis gives SCALINX the ability to augment the design support for its customers.
SCALINX is among the fastest growing and highly trusted companies in the Semiconductor Industry, designing signal conversion ASICs formed on its proprietary SCCORETM technology for Test & Measurement, Defense, Aerospace and Communications markets.
About SCCORETM technology - Smart Conversion CORE technology uses proprietary wide-band Continuous-Time ΔƩ A/D Converter architecture facilitating solutions where bandwidth vs. resolution trade-offs are implemented in programmable digital circuity. This technology leads to significant performance improvement and BoM saving.
|
Related News
- SCALINX expansion continues with ASIC design center in Caen, France
- Broadcom Debuts Industry's First 5nm ASIC for Data Center and Cloud Infrastructure
- Codasip Announces a New Design Center in France
- Rianta Releases 800G MACsec ASIC/SoC IP Core for Next-Gen Data Center and 5G Backhaul Applications
- Dream Chip opened new ASIC Design Center in Eindhoven, Netherlands
Breaking News
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- YorChip announces patent-pending Universal PHY for Open Chiplets
- PQShield announces participation in NEDO program to implement post-quantum cryptography across Japan
Most Popular
- Qualitas Semiconductor Signs IP Licensing Agreement with Edge AI Leader Ambarella
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura's Cyberthreat Intelligence Tool
- Altera Launches New Partner Program to Accelerate FPGA Solutions Development
- Alchip Opens 3DIC ASIC Design Services
- Electronic System Design Industry Posts $5.1 Billion in Revenue in Q3 2024, ESD Alliance Reports
E-mail This Article | Printer-Friendly Page |