Xilinx Delivers New Adaptive I/O Solution to Reduce Serial Design Cost and Improve Time to Market
Innovative solution demonstrates benefits of combining the PowerPC processor and 3.125Gbps serial transceivers only available in the Virtex-II Pro Platform FPGA
SAN JOSE, Calif., January 15, 2003 - Xilinx, Inc., (NASDAQ:XLNX) today announced the availability of a new adaptive I/O solution, enabling system designers to automate the process of fine tuning serial I/O to achieve maximum system performance. The solution includes three new reference designs, addressing applications such as communication line cards where the highest level of interoperability among various suppliers' chips is critical to the overall cost, development time and performance of systems. Part of the Xilinx Serial Tsunami initiative, the solution helps designers easily migrate to serial technology and will be discussed at the upcoming Platform Conference held at the Silicon Valley Conference Center in San Jose, CA on January 28th and 29th, 2003.
"Leveraging the embedded PowerPC™ processor and 3.125Gbps serial transceiver embedded into the Virtex-II Pro™ Platform FPGA, this innovative solution now allows designers to optimize system performance and reduce design cycles in both the diagnostic and deployment phases of system design," said Andy DeBaets, senior director of applications and systems engineering at Xilinx. "Not only does this solution reduce the overall cost of system design, but it also improves customers' time to market."
The reference designs underscore Xilinx's commitment to support the broad industry trend toward serial connectivity - dubbed it's Serial Tsunami initiative - which is being driven by companies across a wide range of industries as a means to reduce system costs, simplify system design, and provide scalability to meet new bandwidth requirements.
Adaptive I/O in diagnostic phase
This reference design (www.xilinx.com/xapp/xapp662.pdf) uses the embedded PowerPC processor to test and analyze the serial link integrity using a bit error rate tester (BERT) and then dynamically modify attributes of the serial transceivers to achieve maximum system performance. Customers can also use an available hyper terminal interface to modify the settings. The modifiable settings include values for programmable pre-emphasis and differential swing control. For more information on these parameters, visit the RocketIO user guide at (www.xilinx.com/publications/products/v2pro/userguide/ug024.pdf).
Bit error rate tester
This reference design (www.xilinx.com/xapp/xapp661.pdf) provides a two-channel Bit Error Rate Tester (BERT) module for generating and verifying high-speed serial data transmitted and received by the serial transceivers. Frame counters in the receiver track the total number of data words, or frames, received and the total number of data words having bit errors and being dropped. The embedded PowerPC processor reads the status from the BERT and can interact with the user using a PC's hyper terminal.
Adaptive I/O in mission mode
With this reference design (www.xilinx.com/xapp/xapp660.pdf), the serial transceivers on the Virtex-II Pro FPGA can be dynamically reconfigured using the data acquired during the diagnostic phase. It offers customers a way to fine tune system performance during the deployment phase, e.g. a Virtex-II Pro based communications line card plugged into a backplane slot can have the serial I/O parameters changed for the best performance depending upon the location of the slot it is plugged into.
Availability
The three reference designs are available now free of charge. For the Adaptive I/O in diagnostic phase reference design visit (www.xilinx.com/xapp/xapp662.pdf), for the Bit error rate tester reference design visit (www.xilinx.com/xapp/xapp661.pdf), and for the Partial reconfiguration of the RocketIO transceiver visit reference design (www.xilinx.com/xapp/xapp660.pdf). For complete information about Xilinx connectivity solutions, visit www.xilinx.com/connectivity.
About Xilinx
Xilinx, Inc. (NASDAQ: XLNX) is the worldwide leader of programmable logic and programmable system solutions. Additional information about Xilinx is available at www.xilinx.com.
|
Xilinx, Inc. Hot IP
Related News
- Xilinx Delivers Spartan-3A Platform - World's Lowest Cost I/O-Optimized FPGAs
- Xilinx Delivers Virtex-5 LXT FPGAs With Industry's First Built-In PCI Express Block And Low-Power Serial I/O
- Avnet And Xilinx Deliver Low-Cost Serial I/O Design Kit For Industry-Leading Virtex-II Pro FPGAs
- Microsemi Announces LiteFast Serial Communication Protocol to Reduce Customers' Design-In Efforts and Time to Market
- Xilinx Ships Virtex-5 FXT FPGAs, Delivering the Ultimate in System Integration for Designs That Demand High-Performance Processing and High-Speed Serial I/O
Breaking News
- HPC customer engages Sondrel for high end chip design
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- TSMC drives A16, 3D process technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
E-mail This Article | Printer-Friendly Page |