Creonic Demonstrates its Beyond 5G FEC IP at the EuCNC Conference
Kaiserslautern, Germany, Aug 22, 2019 – Creonic GmbH, a leader in communication IP cores, and the EU H2020 EPIC project consortium, including InterDigital and Technical University of Kaiserslautern, have participated in the EuCNC event to demonstrate beyond 5G wireless technology. The ultra-high throughput forward error correction (FEC) cores successfully demonstrated the capabilities of this new technology.
The results of these experiments showed relevant improvements to reach the assumed data rate requirements for the 6G technology, where it is expected to work in the “Terahertz bands” with throughputs in the range of Terabits-per-second.
In addition, the consortium presented a 100 Gb/s end-to-end length-1024 Polar code and an ultra-high throughput LDPC-CC code on FPGA technology. The encoder and decoder FEC IP cores show the highest performance when it comes to power consumption, data rates, and latency, which would benefit the beyond 5G technology users.
About Creonic
Creonic is an ISO 9001:2015 certified provider of ready-for-use IP cores for several algorithms of communications such as forward error correction (LDPC, Turbo, Polar), modulation, and synchronization. The company offers the richest product portfolio in this field, covering standards like 5G, 4G, DVB-S2X, DVB-RCS2, DOCSIS 3.1, WiFi, WiGig, and UWB. The products are applicable for ASIC and FPGA technology and comply with the highest requirements with respect to quality and performance. For more information please visit our website at www.creonic.com.
|
Creonic Hot IP
Related News
- Creonic Launches 5G Product Line with Polar and LDPC FEC IP Cores
- Ceva and Sharp Collaborate on "Beyond 5G" IoT Terminals
- Imec pioneers unique, low-power UWB receiver chip: 10x more resilient against Wi-Fi and (beyond) 5G interference
- Creonic GmbH Introduces Advanced 5G LDPC Encoder IP core for Enhanced Mobile Broadband Connectivity
- Creonic Introduces FEC IP Core Solution for SDA Free-Space Optical OCT V3.0 Standard
Breaking News
- Arteris Wins Two Gold and One Silver Stevie® Awards in the 2025 American Business Awards®
- Faraday Adds QuickLogic eFPGA to FlashKit‑22RRAM SoC for IoT Edge
- Xylon Introduces Xylon ISP Studio
- Crypto Quantique announces QRoot Lite - a lightweight and configurable root-of-trust IP for resource-constrained IoT devices
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
Most Popular
- Andes Technology and Imagination Technologies Showcase Android 15 on High-Performance RISC-V Based Platform
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- Synopsys and TSMC Usher In Angstrom-Scale Designs with Certified EDA Flows on Advanced TSMC A16 and N2P Processes
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- M31 Collaborates with TSMC to Advance 2nm eUSB2 IP Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |